Mathematics-III for EE Engineering				
Course Code	BMATE 301	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	3:1:0:0	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	03	Exam Hours	03	
Examination type (SEE)	Theor	У		

- To acquaint the students with differential equations and their applications in electrical engineering
- To find the association between attributes and the correlation between two variables
- Learn to use Fourier series to represent periodical physical phenomena in engineering analysis and to enable the student to express non periodic functions to periodic function using Fourier series and Fourier transforms.
- To learn the basic ideas of the theory of probability and random signals.

Teaching-Learning Process (General Instructions)

These are sample Strategies; which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1 :Ordinary Differential Equations of Higher Order (8 hours)

Importance of higher-order ordinary differential equations in Electrical & Electronics Engineering applications.

Higher-order linear ODEs with constant coefficients - Inverse differential operator, problems.Linear differential equations with variable Coefficients-Cauchy's and Legendre's differential equations - Problems.

Applications: Application of linear differential equations to L-C circuit and L-C-R circuit.

Self-Study: Finding the solution by the method of undetermined coefficients and method of variation of parameters.

(RBT Levels: L1, L2 and L3)

Module-2: Curve fitting, Correlation and regressions

Principles of least squares, Curve fitting by the method of least squares in the form y = a + bx, $y = a + bx + cx^2$, and $y = ax^b$. Correlation, Co-efficient of correlation, Lines of regression, Angle between regression lines, standard error of estimate, rank correlation **Self-study:** Fitting of curves in the form $y = a e^{bx}$

Module-3 Fourier series.

Periodic functions, Dirchlet's condition, conditions for a Fourier series expansion, Fourier series of functions with period 2π and with arbitrary period. Half rang Fourier series. Practical harmonic analysis.

Application to variation of periodic current.

Self-study: Typical waveforms, complex form of Fourier series

Module-4 Fourier transforms and Z -transforms

Infinite Fourier transforms: Definition, Fourier sine, and cosine transform. Inverse Fourier transforms Inverse Fourier cosine and sine transforms. Problems.

Z-transforms: Definition, Standard z-transforms, Damping, and shifting rules, Problems. Inverse z-transform and applications to solve difference equations

Self-study: Convolution theorems of Fourier and z-transforms

Module-5 Probability distributions

Review of basic probability theory, Random variables-discrete and continuous Probability distribution function, cumulative distribution function, Mathematical Expectation, mean and variance, Binomial, Poisson,Exponential and Normal distribution (without proofs for mean and SD) – Problems.

Sampling Theory: Introduction to sampling distributions, standard error, Type-I and Type-II errors.Student's t-distribution, Chi-square distribution as a test of goodness of fit.

Self-study: Test of hypothesis for means, single proportions only.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Understand that physical systems can be described by differential equations and solve such equations
- 2. Make use of correlation and regression analysis to fit a suitable mathematical model for statistical data
- 3. Demonstrate the Fourier series to study the behavior of periodic functions and their applications in system communications, digital signal processing, and field theory.
- 4. To use Fourier transforms to analyze problems involving continuous-time signals and to apply Z-Transform techniques to solve difference equations
- 5. Apply discrete and continuous probability distributions in analyzing the probability models arising in the engineering field. Demonstrate the validity of testing the hypothesis.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books (Title of the Book/Name of the author/Name of the publisher/Edition and Year) Text Books

1. **B. S. Grewal**: "Higher Engineering Mathematics", Khanna Publishers, 44thEd., 2021.

2. E. Kreyszig: "Advanced Engineering Mathematics", John Wiley & Sons, 10thEd., 2018. Reference Books

1. V. Ramana: "Higher Engineering Mathematics" McGraw-Hill Education, 11th Ed., 2017

2. Srimanta Pal & Subodh C.Bhunia: "Engineering Mathematics" Oxford University Press, 3rdEd., 2016.

3. **N.P Bali and Manish Goyal**: "A Textbook of Engineering Mathematics" Laxmi Publications, 10thEd., 2022.

4. **C. Ray Wylie, Louis C. Barrett:** "Advanced Engineering Mathematics" McGraw – Hill Book Co., New York, 6th Ed., 2017.

5. **Gupta C.B, Sing S.R and Mukesh Kumar:** "Engineering Mathematic for Semester I and II", Mc-Graw Hill Education(India) Pvt. Ltd 2015.

6. **H.K. Dass and Er. Rajnish Verma:** "Higher Engineering Mathematics" S.Chand Publication, 3rd Ed., 2014.

7. James Stewart: "Calculus" Cengage Publications, 7thEd., 2019.

Web links and Video Lectures (e-Resources):

http://nptel.ac.in/courses.php?disciplineID=111

• http://www.class-central.com/subject/math(MOOCs)

• http://academicearth.org/

• VTU e-Shikshana Program

VTU EDUSAT Program.

Activity Based Learning (Suggested Activities in Class)/ Practical Based Learning Activity-Based Learning (Suggested Activities in Class)/Practical-Based Learning

- Quizzes
- Assignments
- Seminar

	Electric Circuit Analysis					
IPCC Course Code	BEE302	CIE Marks	50			
Teaching Hours/Week (L:T:P: S) 3:0:2:0	SEE Marks	50			
Total Hours of Pedagogy	40 hours Theory +10 hrs (Lab)	Total Marks	100			
Credits 4 Credits Exam Hours 3 hrs						
 Course objectives: To familiarize the bas electrical circuits. To explain the use of ne To familiarize the ana sinusoidal inputs. To explain the importancircuits. To impart basic knowle Teaching-Learning Process (G) These are sample Strategies; whi Lecturer method (L) n teaching methods could Use of Video/Animation Encourage collaborative Ask at least three HOT thinking. Adopt Problem Based 	 Course objectives: To familiarize the basic laws, source transformations, theorems and the methods of analyzing electrical circuits. To explain the use of network theorems and the concept of resonance. To familiarize the analysis of three-phase circuits, two port networks and networks with non sinusoidal inputs. To explain the importance of initial conditions, their evaluation and transient analysis of R-L and R-circuits. To impart basic knowledge on network analysis using Laplace transforms. Teaching-Learning Process (General Instructions) These are sample Strategies; which teachers can use to accelerate the attainment of the various course outcomes. 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes. 2. Use of Video/Animation to explain functioning of various concepts. 3. Encourage collaborative (Group Learning) Learning in the class. 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes criticat thinking. 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyse information rather					
students to come up with 8. Discuss how every con improve the students' u Basic Concepts: Active sources. star – delta transform Analysis of networks by (i) Ne for ac and DC circuits with ind	improve the students' understanding. MODULE-1 Basic Concepts: Active and passive elements, Concept of ideal and practical sources. star – delta transformation. Analysis of networks by (i) Network reduction method including, (ii) Mesh and Node voltage methods					
analysis, Duality.	Challe and Decard Ducklass have discovering	_				
Teaching-Learning Process	Chalk and Board, Problem based learning					
Maximum power transfer the		AC and DC source				
Teaching-Learning Process	Chalk and Board, Problem based learni	ng.				
	MODULE-3					
ResonantCircuits:AnalysisofsimpleseriesRLCandparallelRLCcircuitsunderresonances.Problems on Resonant frequency, Bandwidth and Quality factor at resonanceTransientAnalysis:Behavior of circuit elements under switching action, Evaluation of initialconditions.Transient analysis of RL and RC circuits under DC excitations.						
Teaching-Learning Process	Chalk and Board, Problem based learning	g.				
MODULE-4						
Laplace Transformation: La electrical circuits using LT.	Laplace Transformation: Laplace transformation (LT), Initial and Final value theorems. Solution of					
Teaching-Learning Process	Chalk and Board, Problem based learning					

MODULE 5 Unbalanced Three Phase Systems: Analysis of three phase systems (3-wire and 4 wire systems), calculation of real and reactive Powers. Two Port networks: Definition, Open circuit impedance, Short circuit admittance and Transmission parameters and their evaluation for simple circuits. Chalk and Board, Problem based learning. **Teaching-Learning Process Practice (Laboratory) Part** SI. **Experiments** (to be carried out using discrete components) No 1 Study of the effect of Open and Short circuits in simple circuits. 2 Determination of resonant frequency, bandwidth, and Q of a series circuit. 3 Determination of resonant frequency, bandwidth, and Q of a parallel circuit. 4 Verification of Thevenin's theorem. 5 Verification of Norton's theorem. Verification of Superposition theorem. 6 7 Verification of maximum Power transfer theorem. 8 Power factor correction. 9 Measurement of time constant of an RC circuit. 10 Measurement of power in three phase Circuits using two watt meter method. **Course outcomes (Course Skill Set):** At the end of the course the student will be able to: 1. Understand the basic concepts, basic laws and methods of analysis of DC and AC networks and reduce the complexity of network using source shifting, source transformation and network reduction using transformations. 2. Solve complex electric circuits using network theorems. 3. Discuss resonance in series and parallel circuits and also the importance of initial conditions and their evaluation. 4. Synthesize typical waveforms using Laplace transformation. 5. Solve unbalanced three phase systems and also evaluate the performance of two port networks. Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. **CIE** for the theory component of IPCC • IPCC means practical portion integrated with the theory of the course. • CIE marks for the theory component are **25 marks** and that for the practical component is **25** marks. • 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and 10 marks for other assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus. • Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for 25 marks). • The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC. **CIE for the practical component of IPCC 15 marks** for the conduction of the experiment and preparation of laboratory record, and **10** marks for the test to be conducted after the completion of all the laboratory sessions.

- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

Suggested Learning Resources:

- 1. Engineering Circuit Analysis, William H Hayt et al, Mc Graw Hill,8th Edition,2014.
- 2. Network Analysis, M.E. Vanvalkenburg, Pearson, 3rd Edition, 2014.
- 3. Fundamentals of Electric Circuits, Charles K Alexander Matthew N O Sadiku, Mc Graw Hill, 5th Edition, 2013.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning Activity Based Learning, Quizzes, Seminars.

Analog Electronic Circuits				
Course Code	BEE303	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50	
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100	
Credits	04	Exam Hours	03	
Examination nature (SEE)	Theory			

- To provide the knowledge for the analysis of transistor biasing and thermal stability circuits.
- To develop skills to design the electronic circuits like amplifiers, power amplifiers and oscillators.
- To understand the importance of FET and MOSFET and FET/MOSFET amplifiers

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

MODULE-1

Diode Circuits: Diode clipping and clamping circuits.

Transistor Biasing and Stabilization:

The operating point, load line analysis, DC analysis and design of fixed bias circuit, emitter stabilized bias circuit, collector to base bias circuit, voltage divider bias circuit, modified DC bias with voltage feedback.

Bias stabilization and stability factors for fixed bias circuit, collector to base bias circuit and voltage divider bias circuit, bias compensation, Transistor switching circuits.

MODULE-2

Transistor at Low Frequencies:

Hybrid model, h-parameters for CE, CC and CB modes, mid-band analysis of single stage amplifier, simplified hybrid model, analysis for CE, CB and CC(emitter voltage follower circuit) modes, Millers Theorem and its dual, analysis for collector to base bias circuit and CE with un bypassed emitter resistance.

Transistor frequency response:

General frequency considerations, effect of various capacitors on frequency response, Miller effect capacitance, high frequency response, hybrid - pi model, CE short circuit current gain using hybrid pi model, multistage frequency effects.

MODULE-3

Multistage amplifiers:

Cascade connection , analysis for CE-CC mode, CE-CE mode, CASCODE stage-unbypassed and bypassed emitter resistance modes, Darlington connection using h-parameter model.

Feedback Amplifiers:

Classification of feedback amplifiers, concept of feedback, general characteristics of negative feedback amplifiers, Input and output resistance with feedback of various feedback amplifiers, analysis of different practical feedback amplifier circuits.

MODULE-4

Power Amplifiers:

Classification of power amplifiers, Analysis of class A, Class B, class C and Class AB amplifiers, Distortion in power amplifiers, second harmonic distortion, harmonic distortion in Class B amplifiers, cross over distortion and elimination of cross over distortion.

Oscillators:

Concept of positive feedback, frequency of oscillation for RC phase oscillator, Wien Bridge oscillator, Tuned oscillator circuits, Hartley oscillator, Colpitt's oscillator , crystal oscillator and its types. MODULE-5

FETs:

Construction, working and characteristics of JFET and MOSFET(enhance and Depletion type) Biasing of JFET and MOSFET. Fixed bias configuration, self bias configuration, voltage divider biasing. Analysis and design of JFET (only common source configuration with fixed bias) and MOSFET amplifiers.

PRACTICAL COMPONENT OF IPCC

SI.NO	Experiments
1	Experiments on series, shunt and double ended clippers and clampers.
2	Design, simulation and Testing of Full wave – centre tapped transformer type and Bridge type rectifier circuits with and without Capacitor filter. Determination of ripple factor, regulation and efficiency.
3	Static Transistor characteristics for CE, CB and CC modes and determination of h parameters.
4	Frequency response of single stage BJT and FET RC coupled amplifier and determination of half power points, bandwidth, input and output impedances.
5	Design and testing of BJT -RC phase shift oscillator for given frequency of oscillation.
6	Design, simulation (MATLAB) and testing of Wien bridge oscillator for given frequency of oscillation
7	Design and testing of Hartley and Colpitt's oscillator for given frequency of oscillation
8	Determination of gain, input and output impedance of BJT Darlington emitter follower with and without bootstrapping.
9	Design and testing of Class A and Class B power amplifier and to determine conversion efficiency.
10	Design and simulation of Full wave – centre tapped transformer type and Bridge type rectifier circuits with and without Capacitor filter using MATLAB. Determination of ripple factor, regulation and efficiency.
	outcomes (Course Skill Set): end of the course, the student will be able to: Utilize the characteristics of transistor for different applications. Design and analyze biasing circuits for transistor. Design, analyze and test transistor circuitry as amplifiers and oscillators
Assess	ment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE

(Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

CIE for the theory component of the IPCC (maximum marks 50)

- IPCC means practical portion integrated with the theory of the course.
- CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.
- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scoredby the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

Suggested Learning Resources:

Text Books

- 1. Electronic Devices and Circuit Theory, Robert L Boylestad Louis Nashelsky, Pearson, 11th Edition, 2015
- 2. Electronic Devices and Circuits, Millman and Halkias, Mc Graw Hill, 4th Edition, 2015
- 3. Electronic Devices and Circuits, David A Bell, Oxford University Press, 5th Edition, 2008

Reference Books

1. Microelectronics CircuitsAnalysis and Design, Muhammad Rashid, Cengage Learning, 2nd Edition, 2014

- 2.A Text Book of Electrical Technology, Electronic Devices and Circuits, B.L. Theraja, A.K. Theraja, S. Chand, Reprint, 2013
- 3. Electronic Devices and Circuits, Anil K. Maini, ,VashaAgarval, Wiley, 1st Edition, 2009
- 4. Electronic Devices and Circuits, S. Salivahanan, Suresh, Mc Graw Hill, 3rd Edition, 2013

5. Fundamentals of Analog Circuits, Thomas L Floyd, Pearson, 2nd Edition, 2012

Web links and Video Lectures (e-Resources): <u>www.nptel.ac.in</u>

https://www.ti.com/design-resources/design-tools-simulation/analog-circuits/overview.html https://www.analog.com/en/education/education-library/tutorials/analog-electronics.html

Transformers and Generators					
Course Code	BEE304	CIE Marks	50		
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50		
Total Hours of Pedagogy	40	Total Marks	100		
Credits	03	Exam Hours	03		
Examination nature (SEE)	Th	eorv	•		

- To understand the construction, working and various tests of single phase Transformer.
- To understand the construction, working and parallel operation of three phase Transformer.
- To understand the construction, working and analysis of Synchronous Generator.
- To understand the construction, working of solar and wind power generators.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

Module-1

Single phase Transformers:

Necessity of transformer, principle of operation, Types and construction, EMF equation, equivalent circuit, Operation of practical transformer under no-load and on-load with phasor diagrams. Losses and methods of reducing losses, efficiency and condition for maximum efficiency. Polarity test, Sumpner's test.

Open circuit and Short circuit tests, calculation of equivalent circuit parameters. Predetermination of efficiency, voltage regulation and its significance. Numerical.

Module-2

Three-phase Transformers: Introduction, Constructional features of three-phase transformers. Transformer connection for three phase operation– star/star, delta/delta and star/delta, comparative features. Labelling of three-phase transformer terminals.

Parallel Operation of Transformers: Necessity of Parallel operation, conditions for parallel operation– Single phase and three phase. Load sharing in case of similar and dissimilar transformers. Numerical.

Auto transformers and Tap changing transformers: Introduction to autotransformer-copper economy, equivalent circuit, no load and on load tap changing transformers. Numerical.

Module-3

Synchronous Generators: Construction, working, Armature windings, winding factors, EMF equation. Harmonics–causes, reduction and elimination. Armature reaction, Synchronous reactance, Equivalent circuit.

Synchronous Generators Analysis: Open circuit and short circuit characteristics, Assessment of reactance-short circuit ratio, Alternator on load. Voltage regulation. Voltage regulation by EMF and MMF methods. Excitation control for constant terminal voltage. Numerical.

Module-4

Synchronous Generators (Salient Pole): Effects of saliency, two-reaction theory, Parallel operation of generators and load sharing. Methods of Synchronization, Synchronizing power.

Performance of Synchronous Generators: Power angle characteristic (salient and non salient pole), power angle diagram, reluctance power, Capability curve for large turbo generators. Hunting and damper windings. Numerical.

Module-5

Wind power Generator –Basic components of wind energy conversion system, types of wind generators- Horizontal and vertical axis. Advantages and disadvantages of WECS.

Solar power generator - principle of solar cell, Basic Solar Photo voltaic, system for power generation, Advantages and disadvantages.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the construction, working and various tests of single phase Transformer.
- 2. Explain the construction, working and parallel operation of three phase Transformer.
- 3. Explain the construction, working and analysis of Synchronous Generator.
- 4. Explain the construction, working of solar and wind power generators.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Textbooks

- 1. Electric Machines, D. P. Kothari, et al, 4th Edition, 2011.
- 2. Electric Machines, Ashfaq Hussain, Dhanpat Rai & Co, 2nd Edition, 2013.
- 3. Non conventional Energy sources by G D Rai

Reference Books

- 1. Electric Machines, Mulukuntla S. Sarma, at el, Cengage, 1st Edition, 2009.
- 2. Electrical Machines, Drives and Power systems, Theodore Wildi, Pearson, 6th Edition, 2014.
- 3. Principals of Electrical Machines, V.K Mehta, Rohit Mehta, S Chand, 2nd edition, 2009

Web links and Video Lectures (e-Resources):

• <u>www.nptel.ac.in</u>

Template for Practical Course and if AEC is a practical Course

	Transformers	and Generators Lab	Semester	III
Course	Code	BEEL305	CIE Marks	50
Teachii	ng Hours/Week (L:T:P: S)	0:0:2	SEE Marks	50
Credits		01	Total Marks	100
			Exam Hours	03
	nation nature (SEE)	Pract	ical	
 To To 	e objectives: o conduct various tests on transfo o perform the parallel operation o o study and verify the performanc		evaluate their performanc	ce.
		of an alternator using different methods	s for comparison.	
SI.NO		Experiments		
1	-	uit tests on single phase step up ncy and regulation (ii) Calculation of par	-	
2	Sumpner's test on similar tra efficiency.	nsformers and determination of com	bined and individual tr	ansforme
3	Parallel operation of two dissimilar single-phase transformers of different kVA and determination of load			n of load.
4	Polarity test and connection of 3 single-phase transformers in star – delta and determination of efficience and regulation under balanced resistive load.			
5	Comparison of performance of connection under load.	f 3 single-phase transformers in delt	a – delta and V – V (o	pen delta
6	Separation of hysteresis and edd	dy current losses in single phase transfo	ormer.	
7	Investigate the voltage and curr ratio.	rent ratios of a multi-tapped transform	er and verify the ideal tr	ansforme
8	Voltage regulation of an alternat	tor by EMF and MMF methods.		
9	Power angle curve of synchrono determine efficiency and regula	ous generator or Direct load test on thr tion.	ee phase synchronous ge	nerator t
10	Performance of synchronous g excitation & vice - versa.	enerator connected to infinite bus, u	nder constant power an	d variabl
11	Model transformer in Simscape	for Automatic Voltage Regulation.		
12	Simulate power angle curve of g	enerator in MATLAB.		
	e outcomes (Course Skill Set): end of the course the student will Conduct various tests on transfo	be able to: ormers and synchronous machines and o	evaluate their performance	ce.
2.		on two single phase transformers.	r	
3.	Verify the performance of synch			
4.		of an alternator using different method	s for comparison	

4. Calculate the voltage regulation of an alternator using different methods for comparison.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are**50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Template for Practical Course and if AEC is a practical Course

- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

• <u>www.nptel.ac.in</u>

DIGITAL LOGIC CIRCUITS Semeste			III
Course Code	BEE 306A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory	Total Marks	100
Credits	04	Exam Hours	03
Examination nature (SEE)	Theory		

- To illustrate simplification of algebraic equations using Karnaugh Maps and Quine-McClusky methods
- To design decoders, encoders, digital multiplexer, adders, subtractors and binary comparators
- To explain latches and flip-flops , registers and counters
- To analyze Melay ad Moore Models
- To develop state diagrams synchronous sequential circuits
- To understand the applications of sequential circuits

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

MODULE-1

Principles of Combinational Logic: Definition of combinational logic, canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3,4,5 variables, Incompletely specified functions (Don't care terms) Simplifying Max term equations, Quine-McCluskey minimization technique, Quine-McCluskey using don't care terms, Reduced prime implicants Tables.

MODULE-2

Analysis and Design of Combinational logic: General approach to combinational logic design, Decoders, BCD decoders, Encoders, digital multiplexers, Using multiplexers as Boolean function generators, Adders and subtractors, Cascading full adders, Look ahead carry, Binary comparators.

MODULE-3

Flip-Flops: Basic Bistable elements, Latches, Timing considerations, The master-slave flip-flops (pulse triggered flip-flops): SR flip-flops, JK flip-flops, Edge triggered flip- flops, Characteristic equations.

MODULE-4

Flip-Flops Applications: Registers, binary ripple counters, synchronous binary counters, Counters based on shift registers, Design of a synchronous counter, Design of a synchronous mod-n counter using clocked T, JK, D and SR flip-flops.

MODULE-5

Sequential Circuit Design: Mealy and Moore models, State machine notation, Synchronous Sequential circuit analysis, Construction of state diagrams, counter design. Memories: Read only and Read/Write Memories, Programmable ROM, EPROM, Flash memory.

Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

- Explain the concept of combinational and sequential logic circuits
- Analyse and design combinational circuits
- Describe and characterize flip flops and its applications
- Design the sequential circuits using SR, JK, D and T flip-flops and Melay and Moore applications
- Design applications of combinational and sequential circuits
- Employ the digital circuits for different applications

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.

Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

1) John M Yarbrough , Digital logic applications and design, Thomson Learning, 2001.

2)Donald D Givone, Digital Principles and design, MC Graw Hill 2002

3)Charles H Roth Jr, Larry L Kinney, Fundamentals of logic design , Cengage Learning, 7th Edition

Reference books:

1)D.P.Kothari and J S Dhillon, -Digital circuits and design, Pearson, 2016

2)Morris Mano, Digital Design, PHI, 3rd edition

3)K.A. Navas, Electronics Lab Manual, Vol.1, PHI 5th edition, 2015.

Web links and Video Lectures (e-Resources):

- <u>https://onlinecourses.nptel.ac.in/noc20_ee32/preview</u>
- YouTube videos on digital electronics
- National Instruments: https://education.ni.com/teach/resources/1104/digital-electronics

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- To develop mini projects on digital electronics
- Simple applications like Smart Digital School Bell With Timetable Display, Stop and Go Queue Entry Manager System, Digital Car Turning and Braking Indicator, Digital Nameplate with Visitor Sensing, electronic watch dog etc
- Applications based on PLAs, FPGA, CPLD etc

Electrical Measure	Semester	III	
Course Code	BEE306B	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	Theory		

- To understand the significance and methods of Measurements, elements of generalised measurement system and errors in measurements.
- To measure resistance, inductance, capacitance by use of different bridges.
- To study the construction, working and characteristics of various instrument transformers.
- To have the working knowledge of electronic instruments and display devices.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

Module-1

Measurements and Measurement systems: Introduction, significance and methods of Measurements, Instruments and measurement systems, Mechanical, electrical and electronic instruments. Classification of instruments. Functions and applications of Measurement systems. Types of Instrumentation systems, information and signal processing. Elements of generalised measurement system. Input-output configurations of measuring instruments and measurement systems. Methods of correction for interfering and modifying inputs, errors in measurements, Accuracy and precision.

Module-2

Measurement of Resistance: Wheatstone's bridge, sensitivity, limitations. Kelvin's double bridge. Earth resistance measurement by fall of potential method and by using Megger.

Measurement of Inductance and Capacitance: Sources and detectors, Maxwell's inductance and capacitance bridge, Hay's bridge, Anderson's bridge, Desauty's bridge, Schering bridge. Shielding of bridges. (Derivations and Numerical as applicable).

Module-3

Instrument Transformers: Introduction. Use of Instrument transformers. Burden on Instrument transformer.

Current transformer (CT): Relationships in CT, Errors in CT, characteristics of CT, causes and reduction of errors in CT, Construction and theory of CT.

Potential transformer (PT): Difference between CT and PT, Relationships in PT, Errors in PT, characteristics of PT, reduction of errors in PT.

Magnetic measurements: Introduction, measurement of flux/ flux density, magnetising force and leakage factor.

Module-4

Electronic and Digital Instruments: Introduction. Essentials of electronic instruments, Advantages of electronic instruments. True RMS reading voltmeter. Electronic multimeters. Digital voltmeters (DVM) - Ramp type DVM, Integrating type DVM and Successive - approximation DVM. Q meter. Principle of working of electronic energy meter (with block diagram), extra features offered by present day meters and their significance in billing.

Module-5

Display Devices: Introduction, character formats, segment displays, Dot matrix displays, Bar graph displays. Cathode ray tubes, Light emitting diodes, Liquid crystal displays, Nixes, Incandescent, Fluorescent, Liquid vapour and Visual displays.

Recording Devices: Introduction, Strip chart recorders, Galvanometer recorders, Null balance recorders, Potentiometer type recorders, Bridge type recorders, LVDT type recorders, Circular chart and xy recorders. Digital tape recording, Ultraviolet recorders. Electro Cardio Graph (ECG).

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the significance and methods of Measurements, elements of generalised measurement system and errors in measurements.
- 2. Measure resistance, inductance and capacitance by different methods.
- 3. Explain the construction, working and characteristics of various instrument transformers.
- 4. Explain the working of different electronic instruments and display devices.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books

- 1. Electrical and Electronic Measurements and Instrumentation, A.K. Sawhney, Dhanpat Rai & Co, 10th Edition
- 2. A Course in Electronics and Electrical Measurements and Instrumentation, J. B. Gupta, Katson Books, 2013

Reference Books

- 1. Electrical and Electronic Measurements and Instrumentation, R.K. Rajput, S Chand, 5th Edition, 2012
- 2. Electrical Measuring Instruments and Measurements, S.C. Bhargava, BS Publications, 2013
- 3. Modern Electronic Instrumentation and Measuring Techniques, Cooper D and A.D. Heifrick, Pearson, First Edition, 2015
- 4. Electronic Instrumentation and Measurements, David A Bell, Oxford University, 3rd Edition, 2013
- 5. Electronic Instrumentation, H.S.Kalsi, Mc Graw Hill, 3rd Edition, 2010

Web links and Video Lectures (e-Resources):

- <u>www.nptel.ac.in</u>
- <u>https://www.eeweb.com/</u>

ELECTROMAGN	Semester	III	
Course Code	BEE 306C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	Theory		

• To understand Scalars, Vectors, Cartesian co-ordinate system, relation between different coordinate systems, Coulomb's law, Electric field intensity and its evaluation for different charge conditions.

• To understand potential field of a point charge, Potential gradient, Energy density in the electrostatic field and conductor's properties and boundary conditions.

• To understand Poisson's and Laplace Equations, Biot - Savart's law, Ampere's circuital law and Stokes theorem.

• To understand Magnetic force, Force between differential current elements. Force and torque on a closed circuit, Nature of magnetic materials and Magnetic boundary conditions.

• To understand Faraday's law, Displacement current. Maxwell's equations, Wave propagation in free space and in dielectrics.

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

MODULE-1

Vector Analysis:

Scalars and Vectors, Vector algebra, Cartesian co-ordinate system, Vector Components and unit vectors. Scalar field and Vector field. Dot product and Cross product, Gradient of a scalar field. Divergence and Curl of a vector field. Co – ordinate systems: cylindrical and spherical, relation between different coordinate systems. Expression for gradient, divergence and curl in rectangular, cylindrical and spherical co-ordinate systems. Numerical.

Electrostatics:

Coulomb's law, Electric field intensity and its evaluation for (i) point charge (ii) line charge (iii) surface charge (iv) volume charge distributions. Electric flux density, Gauss law and its applications. Maxwell's first equation (Electrostatics). Divergence theorem. Numerical.

MODULE-2

Energy and Potential:

Energy expended in moving a point charge in an electric field. The line integral. Definition of potential difference and potential. The potential field of a point charge and of a system of charges. Potential gradient. The dipole. Energy density in the electrostatic field. Numerical.

Conductor and Dielectrics:

Current and current density. Continuity of current. Metallic conductors, conductor's properties and boundary conditions. Perfect dielectric materials, capacitance calculations. Parallel plate capacitor with two dielectrics with dielectric interface parallel to the conducting plates. Numerical.

MODULE-3

Poisson's and Laplace Equations:

Derivations and problems, Uniqueness theorem.

Steady magnetic fields:

Biot - Savart's law, Ampere's circuital law. The Curl. Stokes theorem. Magnetic flux and flux density. Scalar and vector magnetic potentials. Numerical.

MODULE-4

Magnetic forces:

Force on a moving charge and differential current element. Force between differential current elements. Force and torque on a closed circuit. Numerical.

Magnetic Materials and Magnetism:

Nature of magnetic materials, magnetisation and permeability. Magnetic boundary conditions. Magnetic circuit, inductance and mutual inductance. Numerical.

MODULE-5

Time Varying Fields and Maxwell's Equations:

Faraday's law, Displacement current. Maxwell's equations in point form and integral form. Numerical. **Uniform plane wave:**

Electromagnetic radiation: near field—non-radiative and radiative, far field. Wave propagation in free space and in dielectrics. Pointing vector and power considerations. Propagation in good conductors, skin effect. Numerical.

Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

- Explain Scalars, Vectors, Cartesian co-ordinate system, relation between different coordinate systems, Coulomb's law, Electric field intensity and its evaluation for different charge conditions.
- Explain the potential field of a point charge, Potential gradient, Energy density in the electrostatic field and conductor's properties and boundary conditions.
- Explain the Poisson's and Laplace Equations, Biot Savart's law, Ampere's circuital law and Stokes theorem.
- Explain the Magnetic force, Force between differential current elements. Force and torque on a closed circuit, Nature of magnetic materials and Magnetic boundary conditions.
- Explain the Faraday's law, Displacement current. Maxwell's equations, Wave propagation in free space and in dielectrics.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

1 Engineering Electromagnetics William H Hayt et al McGraw Hill 8thEdition, 2014

2 Principles of Electromagnetics Matthew N. O. Sadiku Oxford 6th Edition, 2015

Reference books:

1 Fundamentals of Engineering Electromagnetics David K. Cheng Pearson 2014

- 2 Electromagnetism Theory (Volume -1) Applications (Volume -2) Ashutosh Pramanik PHI Learning 2014
- 3 Electromagnetic Field Theory Fundamentals Bhag Guru et al Cambridge 2005
- 4 Electromagnetic Field Theory RohitKhurana Vikas Publishing 1st Edition,2014

Web links and Video Lectures (e-Resources):

- YouTube videos
- <u>www.nptel.ac.in</u>

PHYSICS OF ELEC	Semester	III	
Course Code	BEE306D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours Theory	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	Theory		

This course will enable students to

- Understand the basics of semiconductor physics and electronic devices
- Describe the mathematical models BGTs and FETs along with the constructional details
- Understand the construction and working principles of optoelectronic devices
- Understand the fabrication process of semiconductor devices and CMOS process integration

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

Module-1

Semiconductors

Bonding forces in solids, energy bands, metals, semiconductors and insulators, direct and indirect semiconductors, electrons and holes, intrinsic and extrinsic materials, conductivity and mobility, drift and resistance, effects of temperature and doping on mobility, Hall effect Text:1) 3.1.1 to 3.1.4, 3.2.1 to 3.2.4, 3.4.1 to 3.4.5

Module-2

P-N JUNCTIONS:

Forward and reverse bias junctions, Qualitative description of current flow at a junction, reverse bias and reverse bias breakdown, Zener breakdown, avalanche breakdown, Thermal runaway. Text 1)5.3.1 to 5.3.3, 5.4, 5.4.1 to 5.4.3

Optoelectronic Devices:

Photo diodes, current and voltage in illuminated junction, solar cells, photo detectors, light emitting diode, light emitting materials

Text 1)8.1.1 to 8.1.3, 8.2, 8.2.1

Module-3

Bipolar Junction Transistor:

Fundamentals of BJT operation, amplification with BJTs, BJT fabrication, the Coupled diode model (Ebers –Moll Model), switching operation of transistor, cutoff, saturation, switching cycle, specifications, drift in the base region, base narrowing, avalanche breakdown. Text 1)7.1 to 7.3, 7.5.1, 7.6, 7.7.1 to 7.7.3

Module-4

Field Effect Transistors:

Basic PN JFET operation, equivalent circuit and frequency limitation, MOSFET two terminal MOS structure, energy band diagram, ideal capacitance voltage characteristics and frequency effects, basic MOSFET operation, MOSFET structure, current-voltage characteristics Text 2)9.1.1, 9.4, 9.6.1 - 9.6.2, 9.7.1-9.7.2, 9.8.1-9.8.2

Module-5

Fabrication of PN junction:

Thermal oxidation, diffusion, rapid thermal processing, Ion implantation, chemical vapour deposition, photolithography, etching, metallization

(Text 1)5.1

Integrated Circuits:

Background, evolution of ICs, CMOS process integration, integration of other circuit elements (Text 1)9.1-9.2, 9.3.1, 9.3.3.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Understand the principles of semiconductor physics
- 2. Understand the principles and characteristics of different types of semiconductor devices
- 3. Understand the fabrication process of semiconductor devices
- 4. Utilize the mathematical models of MOS transistors for circuits and systems
- 5. Identify the mathematical models of MOS transistors for circuits and systems

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books:

1)Ben. G. Streetman, Sanjay Kumar Banerjee, "Solid State Electronic Devices", 7th Edition, Pearson Education 2016, ISBN 978-93-325-5508-2

2)Donald A Neamen, Dhrubes Biswas, "Semiconductor physics and Devices", 4th Edition, MC Graw Hill Education 2012, ISBN 978-0-07-107010-2

Reference Books:

1)S.M. Sze, Kwok K Ng, "Physics of semiconductor devices", 3rd edition, Wiley 2018.

2)Adir Bar-Lev, "Semiconductor and electronic devices", 3rd Edition, PHI, 1993.

Web links and Video Lectures (e-Resources):

- NPTEL lecturers on semiconductor physics: <u>https://archive.nptel.ac.in/courses/108/108/108108122/</u>
- Undergraduate course on semiconductor physics ;<u>https://www.udemy.com/course/semiconductor-device-physics-an-introduction/</u>
- You tube videos on semiconductor physics

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Applications of optoelectronics devices
- Applications and basics of microelectronic fabrication

	Scilab / MATLAB for Transformers & Generators				
Cours	urse Code BEEL358A CIE Marks 50				
Teach	ning Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50	
Credi	ts	01	Exam Hours	02	
Cours	se objectives:			·	
	ong with prescribed hours of				
	iments/programmes at their own t		ce as per their conver	ience and repeat	
	umber of times to understand the				
	ovide unhindered access to perfor		the might of domessing a		
	ary different parameters to study thuring themselves.	ne behavior of the circuit without	the fisk of damaging e	quipment/device	
Sl.		Experiments			
NO		Experiments			
1	Open Circuit and Short circuit tests on single phase step up or step down transformer and				
	predetermination of (i) Efficiency and regulation (ii) Calculation of parameters of equivalent circuit.				
2	-	sformers and determination of c			
	efficiency.				
3	Parallel operation of two dissi	milar single-phase transformers	of different kVA an	d determination	
-	—	rification given the Short circuit to			
4	e ·	y current losses in single phase tra			
5	Voltage regulation of an alternat				
6	Voltage regulation of an alternat	or by ZPF method.			
7	Power angle curve of synchrono	us generator.			
8	Slip test – Measurement of direct and quadrature axis reactance and predetermination of regulation				
	of salient pole synchronous machines.				
Cours	se outcomes (Course Skill Set):				
At the	At the end of the course the student will be able to:				
•	Analyse in an intelligent manne	er, think better, and perform better			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination(SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio 60:40.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to 20 marks (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course is 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. OR based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in 60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours.
- Rubrics suggested in Annexure-II of Regulation book.

555 IC Laboratory						
Cours	rse Code BEEL358B CIE Marks 50					
Teach	ching Hours/Week (L:T:P: S) 0:0:2:0 SEE Marks 50					
Credi	ts	01	Exam Hours	02		
	Course objectives:					
	ong with prescribed hours of					
	iments/programmes at their own		lace as per their conven	ience and repeat		
	umber of times to understand the ovide unhindered access to perfor					
	ary different parameters to study t		out the risk of damaging			
	ment/device or injuring themselve					
Sl.	5 6	Experiments				
NO		F				
1	Construct Astable Multivibrator circuit using IC-555 Timer.					
2	Construct Mono-stable Multivibrator circuit using IC-555 Timer.					
3	Construct and test Sequential tir	ner using IC-555.				
4	Generate Pulse Width Modulate	or (PWM) signal using IC-555 T	imer.			
5	Construct Burglar Alarm circuit	using IC-555 Timer.				
6	Construct and generate Frequen	cy Shift Keying (FSK) signal usi	ng IC-555 Timer.			
7	Construct and test Running LED	circuit using IC-555 Timer.				
8	Construct water level indicator using IC-555 Timer.					
9	Construct continuity tester using IC-555 Timer.					
	se outcomes (Course Skill Set):					
At the	At the end of the course the student will be able to:					
•	• Analyse in an intelligent manner, think better, and perform better.					
Assessment Details (both CIE and SEE)						

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination(SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio 60:40.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.

- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).
- The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the totalCIE marks scored by the student.

• Semester End Evaluation (SEE):

- SEE marks for the practical course is 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by theUniversity
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointlyby examiners.
- Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by theexaminers)
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours
- Rubrics suggested in Annexure-II of Regulation book.

Circuit Laboratory using P-spice				
Course Code		BEEL358C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)		0:0:2:0	SEE Marks	50
Credits		01	Exam Hours	02
Course objectives:				
exper any n (2) Pr	ong with prescribed hours of iments/programmes at their own umber of times to understand the rovide unhindered access to perfor any different parameters to study th	time, at their own pace, at any p concept. m whenever the students wish.	lace as per their conver	ience and repeat
(3) Vary different parameters to study the behaviour of the circuit without the risk of damaging equipment/ device or injuring themselves.				
Sl.	Experiments			
NO				
1	Simulate Series RL & RC circuit and observe phase difference between waveforms of voltage and current.			
2	Simulation and verification of Kirchhoff's Current Law & Kirchhoff's Voltage Law.			
3	Simulation of Mesh analysis for a given circuit.			
4	Simulation of Nodal analysis for a given circuit.			
5	Determination of Z & Y parameters of a given two-port network.			
6	Simulate and verify Super Positions theorem.			
7	Simulation and verification Reciprocity theorem.			
8	Simulation and verification Thevenin's and Norton's theorem.			
9	Simulation and verification Maximum Power Transfer theorem.			
10	Simulation and verification Millman's theorem.			
11	Simulation of Series and Parallel Resonance circuit.			
Course outcomes (Course Skill Set):				
At the end of the course the student will be able to:				
• Analyse in an intelligent manner, think better, and perform better.				
Asses	ssment Details (both CIE and SH	E)		

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination(SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.

- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course is 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by theUniversity
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointlyby examiners.
- Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scoredmarks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by theexaminers)
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours
- Rubrics suggested in Annexure-II of Regulation book.

	ELECT	RICAL HARDWARE LABO	RATORY	
Cours	se Code	BEEL358D	CIE Marks	50
Teach	ning Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credi		01	Exam Hours	02
	se objectives:			
	ong with prescribed hours of			
	iments/programmes at their own umber of times to understand the		place as per their conveni	lence and repe
•	covide unhindered access to perfor	A		
	ary different parameters to study t		out the risk of damaging	
equip	ment/device or injuring themselve	es.		
SI.		Experiments		
NO				
1	Verification of KCL and KVL f	or DC Circuits.		
2	Verification of KCL and KVL f	or AC Circuits.		
3	Measurement of Current, Power Lamp.	and Power Factor of Incandesc	ent Lamp, Fluorescent La	amp and LED
4	Evaluate the loading effect of V	oltmeter of electric circuits.		
5	Measurement of Resistance usir	ng V-I method.		
6	Measurement of Resistance and	Inductance of a Choke coil usin	g three voltmeter method	1.
7	Determination of Phase and Lin	e quantities in three-phase star a	and delta connected loads	•
8	Two-Way and Three-Way Cont	rol of Lamp and Formation of T	ruth Table.	
9	Measurement of Earth Resistant	ce using fall of potential method		
10	Determination of fuse character	istics.		
	se outcomes (Course Skill Set):			
At the	e end of the course the student wil			
•	· · · · · · · · · · · · · · · · · · ·	er, think better, and perform bett	ter.	
Asses	ssment Details (both CIE and SI	EE)		
The	weightage of Continuous Interna	l Evaluation (CIE) is 50% and f	for Semester End Exam ((SEE) is 50%.
The	minimum passing mark for the CI	E is 40% of the maximum marks	s (20 marks). A student sh	nall be deemed
to ha	we satisfied the academic require	ments and earned the credits allo	otted to each course. The	student has to
secu	re not less than 35% (18 Marks or	ut of 50) in the semester-end exa	mination(SEE).	
	inuous Internal Evaluation (CII			
	narks for the practical course is 50			
The s	plit-up of CIE marks for record/ j	ournal and test are in the ratio 60):40 .	
	F 1 1 4 4 1 4 1	C 1 (* * 1 1 (*	1 . 1 1 .	D1 ' C

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.

- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).
- The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the totalCIE marks scored by the student.
- Semester End Evaluation (SEE):
- SEE marks for the practical course is 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by theUniversity
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointlyby examiners.
- Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by theexaminers)
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours
- Rubrics suggested in Annexure-II of Regulation book.

ELECTRIC	C MOTORS	Semester	IV
Course Code	BEE401	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	Theory		

- 1 To study the constructional features of Motors and select a suitable drive for specific Application.
- 2 To study the constructional features of Three Phase and Single phase induction Motors.
- 3 To study different test to be conducted for the assessment of the performance characteristics of motors.
- 4 To study the speed control of motor by a different methods.
- 5 Explain the construction and operation of Synchronous motor and special motors.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

DC Motors: Construction and working principle. Back E.M.F and its significance, Torque equation, Classification, Characteristics of shunt, series & compound motors, Speed control of shunt motor, Application of motors.

Losses and Efficiency- Losses in DC motors, power flow diagram, efficiency, condition for maximum efficiency.

Testing of DC Motors: Direct & indirect methods of testing of DC motors- Swinburne's test, Field's test, merits and demerits of tests. (numerical as applicable)

Module-2

Three Phase Induction Motors: Concept and generation of rotating magnetic field, Principle of operation, construction, classification and types; squirrel-cage, slip-ring. Slip and its significance, Torque equation, torque-slip characteristic covering motoring, generating and braking regions of operation, Maximum torque, (numerical as applicable)

Performance of Three-Phase Induction Motor: Phasor diagram of induction motor on no-load and on load, equivalent circuit, losses, efficiency, No-load and blocked rotor tests. Performance of the motor from the equivalent circuit. Cogging and crawling. High torque rotors-double cage and deep rotor bars. Induction motor working as induction generator, construction and working of doubly fed induction generator. (numerical as applicable)

Module-4

Starting and Speed Control of Three-Phase Induction Motors: Necessity of starter. Direct on line, Star-Delta, and autotransformer starting. Rotor resistance starting. Speed control by frequency.

Single-Phase Induction Motor: Double revolving field theory and principle of operation. Construction and operation of split-phase, capacitor start and capacitor run and shaded pole motors. Comparison of single phase motors and applications. (numerical as applicable)

Module-5

Synchronous Motor: Principle of operation, phasor diagrams, torque and torque angle, effect of change in load, effect of change in excitation. V and inverted V curves. Synchronous condenser, **Other Motors:** Construction and operation of Universal motor, AC servomotor, Linear induction motor, PMSM, SRM and BLDC.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1 Understand the construction and operation, characteristics, Testing of DC Motors and determine losses and efficiency.
- 2 Understand the construction and operation, classification and types of Three phase Induction motors.
- 3 Describe the performance characteristics and applications of three phase Induction motors.
- 4 Demonstrate and explain Speed Control methods of three phase induction motor and types of single phase induction motors.
- 5 Understand the construction and operation, V and inverted V curves of synchronous motors.
- 6 Construction and operation of Universal motor, AC servomotor, Linear induction motor, PMSM, SRM and BLDC motors.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

Suggested Learning Resources:

Text Books

- 1. Electric Machines, D. P. Kothari, I. J. Nagrath, McGraw Hill, 4th edition, 2011.
- 2. Theory of Alternating Current Machines, Alexander Langsdorf, McGraw Hill, 2nd Edition, 2001.
- 3. Electric Machines, AshfaqHussain, DhanpatRai& Co, 2nd Edition, 2013.

Reference Books

- 1. Electrical Machines, Drives and Power systems, Theodore Wildi, Pearson, 6th Edition, 2014
- 2. Electrical Machines, M.V. Deshpande, PHI Learning, 2013
- 3. Electric Machinery and Transformers, Bhag S. Guru at el, Oxford University Press, 3rd Edition, 2012
- 4. Electric Machinery and Transformers, Irving Kosow, Pearson, 2nd Edition, 2012
- 5. Principles of Electric Machines and power Electronic, P.C.Sen, Wiley, 2nd Edition, 2013
- 6. Electrical Machines, R.K. Srivastava, Cengage Learning, 2nd Edition, 2013

Web links and Video Lectures (e-Resources):

- <u>https://nptel.ac.in</u>
- http://acl.digimat.in/nptel/courses/video/108105017/108105017.html

- Quizzes.
- Seminars.
- Cut sectional view of ac and dc motors
- Animated/NPTEL videos
- PPTs

Transmissio	on and Distribution	Semester	IV
Course Code	BEE402	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	4:0:0	SEE Marks	50
Total Hours of Pedagogy	50 Hours	Total Marks	100
Credits	04	Exam Hours	03
Examination nature (SEE)	Theory		

- To understand the structure of electrical power system, its components, advantages of high voltage AC and DC transmission, various conductors used for transmission, sag and its calculation.
- To understand various types of insulators, methods to improve string efficiency.
- To understand the various transmission line parameters, their effects on transmission of electricity.
- To understand the various parameters that influences the performance of transmission line and to calculate performance parameters of various transmission lines.
- To understand carona and its effects, underground cables, its construction, classification, limitations and specifications.
- To understand and evaluate different types of distribution systems.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

Module-1

Introduction to Power System: Structure of electric power system: generation, transmission and distribution. Advantages of higher voltage transmission: HVAC, EHVAC, UHVAC and HVDC. Interconnection. Feeders, distributors and service mains.

Overhead Transmission Lines: A brief introduction to types of supporting structures and line conductors-Conventional conductors; Aluminium Conductor steel reinforced (ACSR), All – aluminium alloy conductor (AAAC) and All –aluminium conductor (AAC). High temperature conductors; Thermal resistant aluminium alloy (ATI),Super thermal resistant aluminium alloy (ZTAI), Gap type thermal resistant aluminium alloy conductor steel reinforced (GTACSR), Gap type super thermal resistant aluminium alloy conductor steel reinforced (GZTACSR). Bundle conductor and its advantages. Importance of sag, Sag calculation – supports at same and different levels, effect of wind and ice. Line vibration and vibration dampers. Overhead line protection against lightening; ground wires.

Overhead Line Insulators: A brief introduction to types of insulators, material used- porcelain, toughened glass and polymer (composite). Potential distribution over a string of suspension insulators. String efficiency, Methods of increasing string efficiency. Arcing horns.

Module-2

Line Parameters: Introduction to line parameters- resistance, inductance and capacitance. Calculation of inductance of single phase and three phase lines with equilateral spacing, unsymmetrical spacing, double circuit and transposed lines. Inductance of composite – conductors, geometric mean radius (GMR) and geometric mean distance (GMD). Calculation of capacitance of single phase and three phase lines with equilateral spacing, unsymmetrical spacing, double circuit and transposed lines. Capacitance of composite – conductor, geometric mean radius (GMR) and geometric mean distance (GMD). Advantages of single circuit and double circuit lines.

Module-3

Performance of Transmission Lines: Classification of lines – short, medium and long. Current and voltage relations, line regulation and Ferranti effect in short length lines, medium length lines considering Nominal T and nominal circuits, and long lines considering hyperbolic form equations. Equivalent circuit of a long line. ABCD constants in all cases.

Module-4

Corona: Phenomena, disruptive and visual critical voltages, corona loss. Advantages and disadvantages of corona. Methods of reducing corona.

Underground Cable: Types of cables, constructional features, insulation resistance, thermal rating, charging current, grading of cables – capacitance and inter-sheath. Dielectric loss. Comparison between ac and DC cables. Limitations of cables. Specification of power cables.

Module-5

Distribution: Primary AC distribution systems – Radial feeders, parallel feeders, loop feeders and interconnected network system. Secondary AC distribution systems – Three phase 4 wire system and single phase 2 wire distribution, AC distributors with concentrated loads. Effect of disconnection of neutral in a 3 phase four wire system.

Reliability and Quality of Distribution System: Introduction, definition of reliability, failure, probability concepts, limitation of distribution systems, power quality, Reliability aids.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the structure of electrical power system, its components, advantages of high voltage AC and DC transmission, various conductors used for transmission, sag and its calculation.
- 2. Explain various types of insulators and methods to improve string efficiency.
- 3. Explain the various transmission line parameters, their effects on transmission of electricity.
- 4. Evaluate the parameters that influence the performance of transmission line and to calculate performance parameters of various transmission lines.
- 5. Explain carona and its effects, underground cable and its construction, classification, limitations and specifications.
- 6. Evaluate different types of distribution systems.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books:

- 1. A Course in Electrical Power, Sony Gupta and Bhatnagar, Dhanpat Rai
- 2. Principles of Power System, V.K. Mehta, Rohit Mehta, S. Chand, 1st Edition 2013

Reference Books:

- 1. Power System Analysis and Design, J. Duncan Gloverat el, Cengage Learning, 4th Edition 2008
- 2. Electrical power Generation, Transmission and Distribution, S.N. Singh, PHI, 2nd Edition, 2009
- 3. Electrical Power, S.L.Uppal, Khanna Publication
- 4. Electrical Power Systems, C. L. Wadhwa, New Age, 5th Edition, 2009
- 5. Electrical Power Systems, Ashfaq Hussain, CBS Publication
- 6. Electric Power Distribution, A.S. Pabla, McGraw-Hill, 6th Edition, 2012

Web links and Video Lectures (e-Resources):

• <u>www.nptel.ac.in</u>

- Visit to Power Stations, Receiving Stations.
- Seminars

	Microcontrollers		
Course Code	BEE403	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Examination nature (SEE)	Theory		

At the end of the course the student will be able to:

- 1. To explain the internal organization and working of Computers, microcontrollers and embedded processors.
- 2. Compare and contrast the various members of the 8051 family.
- 3. To explain the registers of the 8051 microcontroller, manipulation of data using registers and MOV instructions.
- 4. To explain in detail the execution of 8051 Assembly language instructions and data types
- 5. To explain loop, conditional and unconditional jump and call, handling and manipulation of I/O instructions.
- 6. To explain different addressing modes of 8051, arithmetic, logic instructions, and programs.
- 7. To explain develop 8051C programs for time delay, I/O operations, I/O bit manipulation, logic.
- 8. To explain writing assembly language programs for data transfer, arithmetic, Boolean and logical instructions.
- 9. To explain writing assembly language programs for code conversions.
- 10. To explain writing assembly language programs using subroutines for generation of delays, counters, configuration of SFRs for serial communication and timers.
- 11. To perform interfacing of stepper motor and DC motor for controlling the speed.
- 12. To explain generation of different waveforms using DAC interface.

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

MODULE-1

8051 Microcontroller Basics: Inside the Computer, Microcontrollers and Embedded Processors, Block Diagram of 8051, PSW and Flag Bits, 8051 Register Banks and Stack, Internal Memory Organization of 8051, IO Port Usage in 8051, Types of Special Function Registers and their uses in 8051, Pins of 8051. Memory Address Decoding, 8031/51 Interfacing With External ROM And RAM.8051 Addressing Modes.

Assembly Programming and Instruction of 8051: Introduction to 8051 assembly programming, Assembling and running an 8051 program, Data types and Assembler directives Arithmetic, logic instructions and programs, Jump, loop and call instructions, IO port programming.

MODULE-3

8051 Programming in C: Data types and time delay in 8051C, IO programming in 8051C, Logic operations in 8051 C, Data conversion program in 8051 C, Accessing code ROM space in 8051C, Data serialization using 8051C.

8051 Timer Programming in Assembly and C: Programming 8051 timers, Counter programming, Programming timers 0 and 1 in 8051 C.

MODULE-4

8051 Serial Port Programming in Assembly and C: Basics of serial communication, 8051 connection to RS232, 8051 serial port programming in assembly, serial port programming in 8051 C.

8051 Interrupt Programming in Assembly and C: 8051 interrupts, Programming timer, external hardware, serial communication interrupt, Interrupt priority in 8051/52, Interrupt programming in C.

MODULE-5

Interfacing: LCD interfacing, Keyboard interfacing.

ADC, DAC and Sensor Interfacing: ADC 0808 interfacing to 8051, Serial ADC Max1112 ADC interfacing to 8051, DAC interfacing, Sensor interfacing and signal conditioning.

Motor Control: Relay, PWM, DC and Stepper Motor: Relays and opt isolators, stepper motor interfacing, DC motor interfacing and PWM.

8051 Interfacing with 8255: Programming the 8255, 8255 interfacing, C programming for 8255.

PRACTICAL COMPONENT OF IPCC

SI.NO	Experiments
	(to be carried out using discrete components)
	Note: For the experiments 1 to 7, 8051 assembly programming is to be used.
1	Arithmetic instructions: Addition, subtraction, multiplication and division. Square using MATLAB/simulink.
2	Data transfer – Program for block data movement, sorting, exchanging, finding largest element in an array.
3	Up/Down BCD/ Binary Counters
4	Boolean and logical instructions (bit manipulation).
5	Code conversion programs – BCD to ASCII, ASCII to BCD, ASCII to decimal, Decimal to ASCII, Hexa.
6	Programs to generate delay, Programs using serial port and on-chip timer/counters.
Note: S	ingle chip solution for interfacing 8051 is to be with C Programs for the following experiments.
7	Simulate and test a PWM controlled DC motor using Simscape.
8	Stepper motor interface for direction and speed control.
9	Alphanumerical LCD panel interface.
10	Generate different waveforms: Sine, Square, Triangular, Ramp using DAC interface.
Course	outcomes (Course Skill Set):
At the e	end of the course, the student will be able to:
1.	Outline the 8051 architecture, registers, internal memory organization, addressing modes.
2.	Discuss 8051 addressing modes, instruction set of 8051, accessing data and I/O port programming.
3.	Develop 8051C programs for time delay, I/O operations, I/O bit manipulation, logic and arithmetic
	operations, data conversion and timer/counter programming.
4.	Summarize the basics of serial communication and interrupts, also develop 8051 programs for serial data
	communication and interrupt programming.
5.	Program 8051to work with external devices for ADC, DAC, Stepper motor control, DC motor control
6.	Develop various 8051 based projects.
Assess	ment Details (both CIE and SEE)
	eightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%.

The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

CIE for the theory component of the IPCC (maximum marks 50)

- IPCC means practical portion integrated with the theory of the course.
- CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.
- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

Suggested Learning Resources:

Books

- 1. The 8051 Microcontroller and Embedded Systems Using Assembly and C, Muhammad Ali Mazadi, Pearson, 2nd Edition, 2008.
- 2. The 8051 Microcontroller, Kenneth Ayala, Cengage, 3rd Edition, 2005.
- 3. Microcontrollers: Architecture, Programming, Interfacing and System Design, Raj Kamal, Pearson, 1st Edition, 2012.

Web links and Video Lectures (e-Resources):

- NPTEL course on 8051 microcontrollers: https://nptel.ac.in/courses/108105102
- You tube videos on 8051 microccontrollers
- 8051 programming online course: <u>Complete 8051 Microcontroller Programming Course | Udemy</u>

- Mini projects using 8051 microcontroller
- Seminars
- Quizzes
- Assignments

Template for Practical Course and if AEC is a practical Course

	Electric Motors Lab	
Course Code	BEEL404	CIE Marks 50
Teaching Hours/Week (L:T:I		SEE Marks 50
Credits	01	Total Marks 100
		Exam Hours 03
Examination nature (SEE)	Р	ractical
Course objectives:		
	Machines to determine their characteristics.	
•	control methods for DC Motors.	
To conduct test for pre-	-determination of the performance characterist	ics of DC Machines.
To conduct load test on	single-phase and three-phase Induction Motor	
• To conduct test on Indu	action Motor to determine performance charact	eristics.
• To conduct test on sync	chronous motor to draw performance curves.	
SI. NO	Experiments	
1 Load test on DC shu	unt motor to draw speed–torque and horse pow	ver–efficiency characteristics.
2 Speed control of DO	C shunt motor by armature and field control.	
3 Swin burne's Test of	on DC motor.	
4 Regenerative test o	on DC shunt machines.	
5 Load test on three	phase induction motor.	
	ed rotor test on three phase induction motor to ermination of performance parameters at differ	
7 Load test on induct	tion generator.	
8 Load test on single characteristics.	phase induction motor to draw output versus t	orque, current, power and efficiency
9 Conduct suitable te performance param	ests to draw thee equivalent circuit of single phaneters.	se induction motor and determine
10 Conduct an experimentary conditions.	nent to draw V and Inverted V curves of synchro	onous motor at no load and load
11 Analyze current an	d load torque of DC Shunt Motor using Simscap	e
12 Model 3-phase indu	uction motor using MATLAB and Simulink	
Course outcomes (Course S		
At the end of the course the s		
	Machines to determine their characteristics.	
	ors using different methods.	
	he performance characteristics of DC Machines.	
	n single-phase and three-phase Induction Motor	_
	uction Motor to determine performance charact	eristics.
6 I ANALICT TAST ON SUN	COLODOUS MOTOR TO AROW DORTORMODED CURVES	

6. Conduct test on synchronous motor to draw performance curves.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are**50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Template for Practical Course and if AEC is a practical Course

- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

• <u>www.nptel.ac.in</u>

Electrical Power G	eneration and Economics	Semester	IV
Course Code	BEE405A	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	Theory		

- To understand the basics of hydro electric power plant, merits and demerits of hydroelectric power plants, site selection, arrangement and elements of hydro electric plant.
- To understand the working, site selection and arrangement of Steam, Diesel and Gas Power Plants.
- To understand the working, site selection and arrangement of Nuclear Power Plants.
- To understand importance of different equipments in substation, Interconnection of power stations and different types of grounding.
- To understand the economics of power generation.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

Module-1

Hydroelectric Power Plants: Hydrology, run off and stream flow, hydrograph, flow duration curve, Mass curve, reservoir capacity, dam storage. Hydrological cycle, merits and demerits of hydroelectric power plants, Selection of site. General arrangement of hydel plant, elements of the plant, Classification of the plants based on water flow regulation, water head and type of load the plant has to supply. Water turbines – Pelton wheel, Francis, Kaplan and propeller turbines. Characteristic of water turbines Governing of turbines, selection of water turbines. Underground, small hydro and pumped storage plants. Choice of size and number of units, plant layout and auxiliaries.

Module-2

Steam Power Plants: Introduction, Efficiency of steam plants, Merits and demerits of plants, selection of site. Working of steam plant, Power plant equipment and layout, Steam turbines, Fuels and fuel handling, Fuel combustion and combustion equipment, Coal burners, Fluidized bed combustion, Combustion control, Ash handling, Dust collection, Draught systems, Feed water, Steam power plant controls, plant auxiliaries.

Diesel Power Plant: Introduction, Merits and demerits, selection of site, elements of diesel power plant, applications.

Gas Turbine Power Plant: Introduction Merits and demerits, selection of site, Fuels for gas turbines, Elements of simple gas turbine power plant, Methods of improving thermal efficiency of a simple gas power plant, Closed cycle gas turbine power plants. Comparison of gas power plant with steam and diesel power plants.

Module-3

Nuclear Power Plants: Introduction, Economics of nuclear plants, Merits and demerits, selection of site, Nuclear reaction, Nuclear fission process, Nuclear chain reaction, Nuclear energy, Nuclear fuels, Nuclear plant and layout, Nuclear reactor and its control, Classification of reactors, power reactors in use, Effects of nuclear plants, Disposal of nuclear waste and effluent, shielding.

Module-4

Substations: Introduction to Substation equipment; Transformers, High Voltage Fuses, High Voltage Circuit Breakers and Protective Relaying, High Voltage Disconnect Switches, Lightning Arresters, High Voltage Insulators and Conductors, Voltage Regulators, Storage Batteries, Reactors, Capacitors, Measuring Instruments, and power line carrier communication equipment. Classification of substations – indoor and outdoor, Selection of site for substation, Bus-bar arrangement schemes and single line diagrams of substations.

Interconnection of power stations. Introduction to gas insulated substation, Advantages and economics of Gas insulated substation.

Grounding: Introduction, Difference between grounded and ungrounded system. System grounding – ungrounded, solid grounding, resistance grounding, reactance grounding, resonant grounding. Earthing transformer. Neutral grounding and neutral grounding transformer.

Module-5

Economics: Introduction, Effect of variable load on power system, classification of costs, Cost analysis. Interest and Depreciation, Methods of determination of depreciation, Economics of Power generation, different terms considered for power plants and their significance, load sharing. Choice of size and number of generating plants. Tariffs, objective, factors affecting the tariff, types. Types of consumers and their tariff. Power factor, disadvantages, causes, methods of improving power factor, Advantages of improved power factor, economics of power factor improvement and comparison of methods of improving the power factor. Choice of equipment.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the basics of hydro electric power plant, merits and demerits of hydroelectric power plants, site selection, arrangement and elements of hydro electric plant.
- 2. Explain the working, site selection and arrangement of Steam, Diesel and Gas Power Plants.
- 3. Explain the working, site selection and arrangement of Nuclear Power Plants.
- 4. Explain the importance of different equipments in substation, Interconnection of power stations and different types of grounding.
- 5. Explain the economics of power generation.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books

- 1. Power Plant Engineering, P.K. Nag, Mc Graw Hill, 4th Edition, 2014
- 2. Generation of Electrical Energy, B.R.Gupta, S. Chand, 2015
- 3. Electrical power Generation, Transmission and Distribution, S.N. Singh, PHI, 2nd Edition, 2009

Reference Books

- 1. A Course in Power Systems, J.B. Gupta, Katson, 2008
- 2. Electrical Power Distribution Systems, V. Kamaraju, McGrawHill, 1st Edition, 2009
- 3. A Text Book on Power SystemEngineering, A. Chakrabarti, et al, Dhanpath Rai, 2nd Edition, 2010
- 4. Electrical Distribution Engineering, Anthony J. Pansini, CRC Press, 3rd Edition, 2006
- 5. Electrical Distribution Systems, Dale R PatrickEt al, CRC Press, 2nd Edition, 2009

Web links and Video Lectures (e-Resources):

• <u>www.nptel.ac.in</u>

- Visit to power station.
- Walk through videos

OPAMPS	AND LIC	Semester	IV
Course Code	BEE405B	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	The	eorv	

- To understand the basics of Linear ICs such as Op-amp, Regulator, Timer & PLL.
- To learn the designing of various circuits using linear ICs.
- To use these linear ICs for specific applications.
- To understand the concept and various types of converters.
- To use these ICs, in Hardware projects.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

Module-1

Operational amplifiers: Introduction, Block diagram representation of a typical Op-amp, schematicsymbol, characteristics of an Op-amp, ideal op-amp, equivalent circuit, ideal voltage transfercurve,open loop configuration, differential amplifier, inverting & non –inverting amplifier, Op-amp withnegative feedback ; voltage series feedback amplifier-gain, input resistance, output resistance,voltage shunt feedback amplifier- gain, input resistance, output resistance. **General Linear Applications**: D.C. & A.C amplifiers, peaking amplifier, summing, scaling & averaging amplifier, inverting and non-inverting configuration, differential configuration, instrumentation amplifier

Module-2

Active Filters: First & Second order high pass & low pass Butterworth filters, higher order filters, Band pass filters, Band reject filters & all pass filters.

DC Voltage Regulators: voltage regulator basics, voltage follower regulator, adjustable output regulator, LM317 & LM337 Integrated circuits regulators.

Module-3

Signal generators: Working and derivation of frequency of oscillation for Phase shift oscillator, Wien bridge oscillator, square wave generator, sawtooth wave generator, triangular wave generator, rectangular wave generator.

Comparators & Converters: Basic comparator, zero crossing detector, inverting & noninvertingSchmitt trigger circuit, voltage to current converter with grounded load, current to voltageconverterand basics of voltage to frequency and frequency to voltage converters. **Signal processing circuits:** Precision half wave & full wave rectifiers limiting circuits, clamping circuits, peak detectors, sample & hold circuits.

A/D & D/A Converters: Basics, R–2R D/A Converter, Integrated circuit 8-bit D/A, successive approximation ADC, linear ramp ADC, dual slope ADC, digital ramp ADC

Module-5

Phase Locked Loop (PLL): Basic PLL, components, performance factors, applications of PLL IC 565. Timer: Internal architecture of 555 timer, Mono stable, Astable-multivibrators and applications

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the basics of linear ICs.
- 2. Design circuits using linear ICs.
- 3. Demonstrate the application of Linear ICs.
- 4. Use ICs in the electronic projects

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.
- Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad , Pearson, 4th Edition, 2015
- 2. Operational Amplifiers and Linear ICs, David A. Bell ,Oxford, 3rd Edition 2011
- 3. Linear Integrated Circuits, S. Salivahanan, et al, Wiley India, 2013
- 4. Op-Amps and Linear Integrated Circuits, Concept and Application, James M Fiore, Cengage, 2009

Web links and Video Lectures (e-Resources):

- NPTEL course on opamps : <u>https://nptel.ac.in/courses/108108114</u>
- You tube videos on opamps and in Linear Integrated Circuits.

- To develop mini projects based on opamp
- To develop mini projects based on timer and PLL IC
- Seminars
- Quizzes
- Assignments

Engineering Materials		Semester	IV
Course Code	BEE405C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	Theor	rv	

- To understand wave particle duality, tunnelling phenomenon, electron theory of metals.
- To understand the free electron theory of conduction in metals.
- To understand the polarization under static fields, behavior of dielectrics in alternating fields, Inorganic materials, organic materials,), resins and varnishes, liquid insulators.
- To understand the mechanism of conduction in semiconductors.
- To understand the magnetic materials, their classification and magneto materials.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

THEORY OF METALS

Elementary Quantum mechanical ideas: Wave Particle Duality, Wave function, schrodinger's equation, operator notation, expected value, Infinite Potential Well: A confined electron. Finite Potential Barrier: Tunnelling Phenomenon. Free electron theory of metals: Electron in a linear solid, Fermi energy, Degenerate states, Number of States, Density of States, Population Density. Fermi-Dirac Distribution Function. Thermionic Emission: Richardson's Equation, Schottky Effect. Contact Potential: Fermi level at Equilibrium.

Module-2

FREE ELECTRON THEORY OF CONDUCTION IN METAL

Crystalline structure: Simple cubic structure, Body centered cubic, Face centered cubic. Band Theory of Solids. Effective mass of Electron. Thermal Velocity of Electron at equilibrium. Electron mobility, conductivity and resistivity.

Module-3

DIELECTRICS and INSULATING MATERIALS

DIELECTRICS: Dielectric, polarization under static fields- electronic ionic and dipolar polarizations, behavior of dielectrics in alternating fields, Factors influencing dielectric strength and capacitor materials. Insulating materials, complex dielectric constant, dipolar relaxation and dielectric loss.

INSULATING MATERIALS: Inorganic materials (mica, glass, porcelain, asbestos), organic materials (paper, rubber, cotton silk fiber, wood, plastics and bakelite), resins and varnishes, liquid insulators(transformer oil) gaseous insulators (air, SF6 and nitrogen) and ageing of insulators.

Module-4

SEMICONDUCTORS

Mechanism of conduction in semiconductors, density of carriers in intrinsic semiconductors, the energy gap, types of semiconductors. Hall effect, compound semiconductors, basic ideas of amorphous and organic semiconductors.

Module-5

Magnetic materials

Magnetic materials: Classification of magnetic materials- origin of permanent magnetic dipoles, ferromagnetism, Magnetic Domains: Domain structure, Domain Wall motion, Hysteresis loop, Eddy current losses, Demagnetization, hard and soft magnetic materials, magneto materials used in electrical machines, instruments and relays.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain wave particle duality, tunnelling phenomenon, electron theory of metals.
- 2. Explain the free electron theory of conduction in metals.
- 3. Explain the polarization under static fields, behavior of dielectrics in alternating fields, Inorganic materials, organic materials,), resins and varnishes, liquid insulators.
- 4. Explain the mechanism of conduction in semiconductors.
- 5. Explain the magnetic materials, their classification and magneto materials.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Bhadra Prasad Pokharel and Nava Raj Karki,"Electrical Engineering Materials", Sigma offset Press, Kamaladi, Kathmandu, Nepal,2004.
- 2. R.C. Jaeger, "Introduction to Microelectronic Fabrication- Volume IV", Addison Wesley publishing Company,Inc., 1988.
- 3. Introduction to Electrical Engineering Materials 4th Edn. 2004 Edition by Indulkar C, S. Chand & Company Ltd-New Delhi.
- 4. Electrical and Electronic Engineering Materials by SK Bhattacharya, Khanna Publishers, New Delhi.

Web links and Video Lectures (e-Resources):

• <u>www.nptel.ac.in</u>

- Seminars
- Quizzes

Object Oriented P	rogramming	Semester	IV
Course Code	BEE405D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	The	eory	

- To get a clear understanding of object-oriented concepts.
- To understand object oriented programming through C++

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.

Module-1

Overview:

Why Object-Oriented Programming in C++ - Native Types and Statements –Functions and Pointers Implementing ADTs in the Base Language.

Module-2

BASIC CHARACTERISTICS OF OOP:

Data Hiding and Member Functions- Object Creation and Destruction- Polymorphism data abstraction: Iterators and Containers.

Module-3

ADVANCED PROGRAMMING:

Templates, Generic Programming, and STL-Inheritance-Exceptions-OOP Using C++.

OVERVIEW OF JAVA:

Data types, variables and arrays, operators, control statements, classes, objects, methods – Inheritance

Module-4

Module-5

EXCEPTION HANDLING:

Packages and Interfaces, Exception handling, Multithreaded programming, Strings, Input/Output

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Discuss the basic Object Oriented concepts.
- 2. Develop applications using Object Oriented Programming Concepts.
- 3. Implement features of object oriented programming to solve real world problems.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books

- 1. Ira Pohl, "Object-Oriented Programming Using C++", Pearson Education Asia, 2003.
- 2. H.M.Deitel, P.J.Deitel, "Java : how to program", Fifth edition, Prentice Hall of India private limited, 2003.

Reference Books

- 1. Herbert Schildt, "The Java 2: Complete Reference", Fourth edition, TMH, 2002
- 2. Bjarne Stroustrup, "The C++ Programming Language", Pearson Education, 2004.
- 3. Stanley B. Lippman and Josee Lajoie , "C++ Primer", Pearson Education, 2003.
- 4. K.R.Venugopal, Rajkumar Buyya, T.Ravishankar, "Mastering C++", TMH, 2003.

Web links and Video Lectures (e-Resources):

• <u>www.nptel.ac.in</u>

	BASICS O	F -VHDL LAB	Semester	IV
Course	Code	BEE456A	CIE Marks	50
Teachii	ng Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	3	01	Exam Hours	03
Examin	nation nature (SEE)	Practical/V	iva-Voce	
1. 2. 3.	experiments/programmes a convenience and repeat any r Provide unhindered access to	of teaching –learning process, prov t their own time, at their own pro- number of times to understand the co perform whenever the students wis s to study the behaviour of the	ace, at any place as oncept. sh.	per their
	damaging equipment/devi	ce or injuring themselves.		
Sl.NO		Experiments		
	performance testing may be d	ng any compiler. Download the progra one using 32 channel pattern generate tools such as Altera/Modelsim or equ	or and logic analyser, ap	
1	the design: a) 2 to 4 decoder real b) 8 to 3 encoder wit c) 8 to 1 Multiplexer of	the following combinational design ization using NAND gates only (struc h priority encoder and without prior using case statement and if statemen code converter using 1 bit gray to b	ctural model) ity encoder (behaviora it	al model)
2	0	adder and add functionality to per s. Write test bench with appropria	<u> </u>	
3	appropriate test patterns. a) Write test bench t patterns b) The enable signal v outputs are set to t	n in figure below and verify the fu The functionality of the ALU is shown o verify the functionality of the ALU vill set the output to required function ri-state. ignal is set high after every operation	n in Table-1. U considering all poss ons if enabled, if disab	ible input
	Opcode(2:0)	(31:0) B(31:0) bit ALU		

		AI	LU Top Level Diagram	
	Table -1 A	LU functions:	1 C	
	Opcode	ALU	Rem	arks
	(2:0)	Operation		
	000	A+B	Addition of two numbers	Both A and B are in two's
	001	A-B	Subtraction of two numbers	complement format
	010	A+1 A-1	Increment Accumulator by 1 Decrement accumulator by 1	A is in two's complement format
	100	A	True	Tomat
	100	A Complement	Complement	Inputs can be in any
	110	A OR B	Logical OR	format
	111	A AND B	Logical AND	
4		0	D and JK and verify the flip it BCD synchronous counte	-
5	write veri	log code loi 4 b	it BCD synchronous counte	1
6		•	o 1	ock and check whether it works as clo . Verify the functionality of the code.
	uivider per		PART B	. Verify the functionality of the code.
			FARI D	
	Note;		_	
	Interfacin	ng and Debugg	0	
	Interfacin	0 00	0	tLab, or any other equivalent tool ca
	Interfacin	0 00	0	tLab, or any other equivalent tool ca
	Interfacin (ED) Win	0 00	0	tLab, or any other equivalent tool ca
	Interfacin (ED) Win	0 00	0	
7	Interfacin (ED) Win be used. Write a Ve	x p, PSpice, N	IultiSim, Proteus, Circui Demonstration Experimen esign a clock divider circuit	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro
	Interfacin (ED) Win be used. Write a Ve given inpu	rilog code to de	JultiSim, Proteus, Circui Demonstration Experimen esign a clock divider circuit e design to FPGA and valid	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO.
7	Interfacin (ED) Win be used. Write a Ve given inpu	rilog code to de	JultiSim, Proteus, Circui Demonstration Experimen esign a clock divider circuit e design to FPGA and valid	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro
	Interfacin (ED) Win be used. Write a Ve given inpu Interface a	erilog code to de t clock . Port th DC motor to FF	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO.
8	Interfacin (ED) Win be used. Write a Ve given inpu Interface a	erilog code to de t clock . Port th DC motor to FF	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation
8	Interfacin (ED) Win be used. Write a Ve given inpu Interface a which in t	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog el a Robatic arm. External s	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction
8	Interfacin (ED) Win be used. Write a Ve given inpu Interface a Which in t like rotate	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog l a Robatic arm. External s tor:	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different control
8	Interfacin (ED) Win be used. Write a Ve given inpu Interface a Unterface a which in t like rotate a)+ N steps	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo s if the switch n	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog a Robatic arm. External s tor: number 1 of a DIP switch is	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed.
8	Interfacin (ED) Win be used. Write a Ve given inpu Interface a Interface a which in t like rotate a)+ N steps b)+N/2 ste	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo s if the switch m eps if switch nur	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog of a Robatic arm. External s tor: number 1 of a DIP switch is mber 2 of a DIP switch is clo	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed.
8	Interfacin (ED) Win be used. Write a Ve given inpu Interface a Niterface a which in t like rotate a)+ N steps b)+N/2 ste c)-N steps	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo s if the switch nu eps if switch number	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog a Robatic arm. External s tor: number 1 of a DIP switch is mber 2 of a DIP switch is close	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed.
8	Interfacing (ED) Win be used. Write a Vegiven inpu Interface a Which in tr like rotate a)+ N steps b)+N/2 step c)-N steps Interface a	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo s if the switch num eps if switch numbe DAC to FPGA a	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog a Robatic arm. External s tor: number 1 of a DIP switch is closed nd write Verilog code to ge	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed. osed. d etc. nerate a sine wave of frequency f KHz, es
8	Interfacing (ED) Win be used. Write a Ver given input Interface a which in tr like rotate a)+ N steps b)+N/2 step c)-N steps Interface a = 100 KHz	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo s if the switch nu eps if switch number DAC to FPGA a , or 200 KHz etc	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog of a Robatic arm. External s tor: number 1 of a DIP switch is mber 2 of a DIP switch is closed and write Verilog code to ge c, . Modify the code to down	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotatio witches to be used for different contro closed. osed. d etc. nerate a sine wave of frequency f KHz, ex sample the frequency to f/2 KHz.
8 9 10	Interfacing (ED) Win be used. Write a Vegiven inpu Interface a Which in tr like rotate a)+ N steps b)+N/2 step c)-N steps Interface a = 100 KHz Display the	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo s if the switch nu if switch numbe DAC to FPGA a , or 200 KHz etc e original and de	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog a Robatic arm. External s tor: number 1 of a DIP switch is close mber 2 of a DIP switch is close er 3 of a DIP switch is close nd write Verilog code to ge c, . Modify the code to down pwn sampled signals by cor	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed. detc. nerate a sine wave of frequency f KHz, ex sample the frequency to f/2 KHz. necting them to CRO.
8	Interfacing (ED) Win be used. Write a Vegiven inpu Interface a Which in tr like rotate a)+ N steps b)+N/2 step c)-N steps Interface a = 100 KHz Display the	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper mo s if the switch nu if switch numbe DAC to FPGA a , or 200 KHz etc e original and de	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog of a Robatic arm. External s tor: number 1 of a DIP switch is mber 2 of a DIP switch is closed and write Verilog code to ge c, . Modify the code to down	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed. detc. nerate a sine wave of frequency f KHz, ex sample the frequency to f/2 KHz. necting them to CRO.
8 9 10 11	Interfacing (ED) Win be used. Write a Vegiven input Interface a Which in tr like rotate a)+ N steps b)+N/2 step c)-N steps Interface a = 100 KHz Display the	erilog code to de t clock . Port th DC motor to FF stepper motor urn may contro the stepper motor is if the switch num if switch numbe DAC to FPGA a , or 200 KHz etc e original and de log code using F	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog d a Robatic arm. External s tor: number 1 of a DIP switch is closed moder 2 of a DIP switch is closed and write Verilog code to ge c, . Modify the code to down own sampled signals by cor	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed. detc. nerate a sine wave of frequency f KHz, es sample the frequency to f/2 KHz. mecting them to CRO. eration.
8 9 10	Interfacing (ED) Win be used. Write a Ve given inpu Interface a which in t like rotate a)+ N steps b)+N/2 ste c)-N steps Interface a = 100 KHz Display the Write Veri	erilog code to de t clock . Port th DC motor to FF a stepper motor urn may contro the stepper mo s if the switch nu if switch number DAC to FPGA a , or 200 KHz etc e original and de log code using F	Demonstration Experimen esign a clock divider circuit e design to FPGA and valid PGA and write Verilog code to FPGA and write Verilog of a Robatic arm. External s tor: number 1 of a DIP switch is closed moder 3 of a DIP switch is closed nd write Verilog code to get c, . Modify the code to down own sampled signals by cor FSM to simulate elevator op	nts (For CIE) that generates ½, 1/3rd, 1/4 th ,clock fro ate the functionality through CRO. to change its speed and direction code to control the stepper motor rotation witches to be used for different contro closed. detc. nerate a sine wave of frequency f KHz, ex sample the frequency to f/2 KHz. necting them to CRO.

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- 1. Write the VHDL/Verilog programs to simulate combinational circuits in data flow, behavioral, gate level abstractions.
- 2. Describe sequential circuits like flip-flops, counters, in behavioral descriptions and obtain simulated waveforms.
- 3. Use FPGA/CPLD kits for downloading Verilog codes and check output.
- 4. Synthesize combinational and sequential circuits on programmable ICs and test the hardware
- 5. Interface the hardware programmable chips and obtain the required output.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are

appointed by the Head of the Institute.

- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

• HDL Programming fundamentals , VHDL and Verilog, N. Botros, Cengage Learning,

Scilab / MATLAB for Electrical and Electronic Measurements				
Course Code	BEEL456B	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50	
Credits	01	Exam Hours	02	

(1)Along with prescribed hours of teaching –learning process, provide opportunity to perform the experiments/programmes at their own time, at their own pace, at any place as per their convenience and repeat any number of times to understand the concept.

(2) Provide unhindered access to perform whenever the students wish.

(3) Vary different parameters to study the behaviour of the circuit without the risk of damaging equipment/ device or injuring themselves.

Sl.	Experiments
NO	
1	Design and Analysis of measurement of Resistance using Wheatstone and Kelvins double bridge.
2	Design and Analysis of measurement of Inductance using Schering and De-Sauty's Bridges.
3	Design and Analysis of measurement of Inductance using Maxwells and Anderson Bridges.
4	Design and Analysis of measurement of Frequency in Single and Three Phase Circuits.
5	Design and Analysis of measurement of Real Power, Reactive and Power Factor in Three Phase Circuits.
6	Design and Analysis of measurement of Energy in Three Phase Circuits.
7	Design and Analysis of measurement of Flux and Flux density.
8	Testing and Analysis of Current Transformer using Silsbees Deflection Method.
9	Testing and Analysis of Voltage Transformer using Silsbees Deflection Method.
10	Design and Analysis of True RMS Reading Volt Meters.
11	Design and Analysis of Integrating and Successive approximation type Digital Volt Meters.
12	Design and Analysis of Q Meter.

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

• Analyse in a systematic way, think better, and perform better.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio 60:40.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.

- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).
- The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the totalCIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course is 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by theUniversity
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointlyby examiners.
- Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by theexaminers)
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours
- Rubrics suggested in Annexure-II of Regulation book.

0		PCB Design Laboratory		50
	se Code	BEEL456C	CIE Marks	50
	ning Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credi	ts se objectives:	01	Exam Hours	02
(1) Ale exper any n (2) Pr (3) Va equip	ong with prescribed hours of iments/programmes at their own to umber of times to understand the rovide unhindered access to perfor ary different parameters to study to ment/device or injuring themselve	time, at their own pace, at any concept. In whenever the students wish the behaviour of the circuit wit	place as per their convenie	
SI.		Experiments		
NO				% Portion
	• · · •			Coverage
1	Introduction Need for PCB, Types of PCBs Hole, Surface Mount, PCB Designing, Fabrication, Electro other tool.	Material, Electronic Comp	ponent packaging, PCB	30%
2	Introduction to proteus, Orcad o layering, component foot print li placing: Manual & automatic, tr angle, joint & size, Autorouter s	brary selection & designing, d ack routing: automatic & man	lesign rules, component	30%
3	PCB Designing Practice : PCB I Designing of Power Supplies.	Designing of Basic and Analog	g Electronic Circuits, PCB	10%
4	Post Designing & PCB Fabricat Interconnecting and Packaging e soldering, Component Mounting	electronic Circuits, Gerber Ger	heration, Soldering and De-	30%
	se outcomes (Course Skill Set):			
At the	e end of the course the student wil	l be able to:		
•	Analyse in an intelligent manne	er, think better, and perform be	etter.	
Asses	sment Details (both CIE and SE	CE)		
The to ha	weightage of Continuous Internal minimum passing mark for the CII we satisfied the academic requirer re not less than 35% (18 Marks ou	E is 40% of the maximum marl nents and earned the credits al tt of 50) in the semester-end ex	ks (20 marks). A student sha llotted to each course. The s	all be deemed
	inuous Internal Evaluation (CIH	·		
	narks for the practical course is 50			
	plit-up of CIE marks for record/ jo			
•	Each experiment to be evaluated the evaluation of the journal/write handling the laboratory session ar Record should contain all the spe evaluated for 10 marks.	e-up for hardware/software exp nd is made known to students a	periments designed by the fa at the beginning of the pract	aculty who is ical session.
•	Total marks scored by the student	ts are scaled downed to 30 mar	rks (60% of maximum mark	cs).
•	Weightage to be given for neatnes			
	Department shall conduct 02 tests		-	th week of th

semester and the second test shall be conducted after the 14th week of the semester.

- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).
- The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the totalCIE marks scored by the student.
- Semester End Evaluation (SEE):
- SEE marks for the practical course is 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by theUniversity
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointlyby examiners.
- Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by theexaminers)
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours
- Rubrics suggested in Annexure-II of Regulation book.

	ARDUINO AN	D RASPBERRY PI	Semester	IV
Course	Code	BEEL456D	CIE Marks	50
Teachir	ng Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits		01	Exam Hours	100
	nation type (SEE)	Pract	ical	
• Co Tl	e objectives: ourse objectives: To impart hings o develop skills required to but	necessary and practical knowledg Id real-life IoT based projects	e of components of Ir	nternet of
Sl.No		Experiments		
1	for 1 sec after every 2 sec ii) To interface Push button	with Arduino/Raspberry Pi and wr conds. /Digital sensor (IR/LDR) with Ardu	ino/Raspberry Pi and v	
) when push button is pressed or at		
2	temperature and humidi	nsor with Arduino/Raspberry Pi ty readings. arduino/Raspberry Pi and write a pi		-
3	To interface motor using re motor when push button is p	lay with Arduino/Raspberry Pi an ressed	d write a program to	'turn ON'
4	To interface Bluetooth with Smartphone using Bluetooth	Arduino/Raspberry Pi and write a	program to send sense	or data to
5	To interface Bluetooth with when '1'/'0' is received from	Arduino/Raspberry Pi and write a Smartphone using Bluetooth	a program to turn LEE	O ON/OFF
6	Write a program on Arduine speak cloud	p/Raspberry Pi to upload temperat	ture and humidity data	a to thing
7	Write a program on Arduino, speak cloud	/Raspberry Pi to retrieve temperatu	ıre and humidity data f	rom thing
8	Write a program on Arduino, speak cloud	/Raspberry Pi to retrieve temperatu	ıre and humidity data f	rom thing
9	Write a program on Arduino,	Raspberry Pi to publish temperatu	re data to MQTT broke	r
10	Write a program to create UI to UDP client when requested	DP server on Arduino/Raspberry Pi l.	and respond with hum	idity data
11	Write a program to create TO to TCP client when requested	CP server on Arduino/Raspberry Pi	and respond with hum	idity data
12	Write a program on Arduing and print it.	P/Raspberry Pi to subscribe to MQ	TT broker for tempera	ature data
At the e	outcomes (Course Skill Set): and of the course the student will			
At the		vill be able to: ernet of Things and its hardware an ors & communication modules	d software components	5
	 Remotely monitor data and Develop real life IoT based 	l control devices		

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are**50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

1. https://www.arduino.cc

2. https://www.raspberrypi.org/

3. Course in Internet of Things (IOT) Using Arduino - NIELIT Delhi Centre

4. Vijay Madisetti, Arshdeep Bahga, Internet of Things. "A Hands on Approach", University Press

5. Dr. SRN Reddy, Rachit Thukral and Manasi Mishra, "Introduction to Internet of Things: A practical Approach", ETI Labs

6. Pethuru Raj and Anupama C Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", CRC Press

7. Jeeva Jose, "Internet of Things", Khanna Publishing House, Delhi

8. Adrian McEwen, "Designing the Internet of Things", Wiley

9. Raj Kamal, "Internet of Things: Architecture and Design", McGraw Hill

			B.E. in E Scheme o Outcome Based Educat	TECHNOLOGICAL UNIVERS lectrical & Electronics Eng of Teaching and Examinati ion (OBE) and Choice Base e from the academic year 2	ineerin ions202 d Cred	g 22 it Syst		CS)					
V SEN	SEMESTER												
SI. No		urse and urse Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Theory Lecture	eaching Trtorial	Practical/ Drawing	a Self -Study	Duration in hours	CIE Marks	ination SEE Marks	Total Marks	Credits
1	HSMS	BEE501	Engineering Management and Entrepreneurship	Any branch /EEE	3	0	0		03	50	50	100	3
2	IPCC	BEE502	Signals & DSP	EEE	3	0	2		03	50	50	100	4
3	PCC	BEE503	Power Electronics	EEE	4	0	0		03	50	50	100	4
4	PCCL	BEEL504	Power Electronics Lab	EEE	0	0	2		03	50	50	100	1
5	PEC	BEE515x	Professional Elective Course	EEE	3	0	0		03	50	50	100	3
6	PROJ	BEE586	Mini Project	EEE	0	0	4		03	100		100	2
7	AEC	BRMK557	Research Methodology and IPR	Any Department	2	2	0		02	50	50	100	3
8	MC	BESK508	Environmental Studies	TD: Civil/Biotech/Chemistry PSB: As specified by the University	2	0	0		02	50	50	100	2
		BNSK559	National Service Scheme (NSS)	NSS coordinator									
9	МС	BPEK559	Physical Education (PE) (Sports and Athletics)	Physical Education Director	0	0	2			100		100	0
		BYOK559	Yoga	Yoga Teacher									
									Total	550	350	900	22

	Professional Elec	ctive Course	
BEE515A	High Voltage Engineering	BEE515C	Electric Vehicle Fundamentals
BEE515B	Power Electronics for Renewable Energy Systems	BEE515D	Fundamentals of VLSI Design
	onal Core Course, PCCL: Professional Core Course laboratory, UHV: Univer		
	t Course, SEC : Skill Enhancement Course, L: Lecture, T: Tutorial, P: Practic		
_	d Evaluation. K : The letter in the course code indicates common to al the	stream of engine	eering. PROJ : Project /Mini Project. PEC : Professional Elective
Course Professional	Core Course (IPCC): Refers to Professional Core Course Theory Integrate	d with practicals	s of the same course. Credit for IPCC can be 04 and its Teaching-
	irs (L : T : P) can be considered as $(3 : 0 : 2)$ or $(2 : 2 : 2)$. The theory pa	•	-
-	γ only CIE (no SEE). However, questions from the practical part of IPC		
	e Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23		ded in the SEE question paper. For more details, the regulation
0 0	vice Scheme /Physical Education/Yoga: All students have to register for	any one of the c	courses namely National Service Scheme (NSS). Physical Education
	nd Athletics), and Yoga(YOG) with the concerned coordinator of the cour	-	
	the VI semester (for 4 semesters). Successful completion of the register	-	
	be appropriately scheduled by the colleges and the same shall be reflected		
	dered for vertical progression as well as for the calculation of SGPA and CG	•	
	work: Mini Project is a laboratory-oriented/hands on course that will pro	•	
	t of small systems/applications etc. Based on the ability/abilities of		
	nary Mini- project can be assigned to an individual student or to a group ha	aving not more tr	han 4 students.
-	e for Mini-project:		
	cipline: The CIE marks shall be awarded by a committee consisting of the		
	being the Guide. The CIE marks awarded for the Mini-project work shal		
	answer session in the ratio of 50:25:25. The marks awarded for the projection	•	
	iplinary: Continuous Internal Evaluation shall be group-wise at the college	•	
	s awarded for the Mini-project, shall be based on the evaluation of the		project presentation skill, and question and answer session in the
	5. The marks awarded for the project report shall be the same for all the b	batch mates.	
-	oonent for Mini-Project.		
Professional	Elective Courses (PEC): A professional elective (PEC) course is intended to	o enhance the de	pth and breadth of educational experience in the Engineering and
Technology of	curriculum. Multidisciplinary courses that are added supplement the late	est trend and ac	avanced technology in the selected stream of engineering. Each
group will pr	ovide an option to select one course. The minimum number of students'	strengths for off	fering a professional elective is 10. However, this conditional shall
not be applic	able to cases where the admission to the program is less than 10.		

				ECHNOLOGICAL UNI									
				ctrical & Electronics	•	•							
				Teaching and Exam									
			Outcome Based Educatio			•	stem (Ci	BCS)					
			(Effective f	from the academic y	ear 2023	-24)							
VISEN	/IESTER					Teaching	Hours /Wee	k		Fxam	ination		T
SI. No		rse and se Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	T Theory Lecture	Tutorial	ط Practical/ Drawing Drawing	v Self -Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
1	IPCC	BEE601	Power system Analysis - I	EEE	3	0	2		03	50	50	100	4
2	PCC	BEE602	Control Systems	EEE	3	2	0		03	50	50	100	4
3	PEC	BEE613x	Professional Elective Course	EEE	3	0	0		03	50	50	100	3
4	OEC	BEE654x	Open Elective Course	EEE	3	0	0		03	50	50	100	3
5	PROJ	BEE685	Project Phase I	EEE	0	0	4		03	100		100	2
6	PCCL	BEEL606	Control System Lab	EEE	0	0	2		03	50	50	100	1
7			,		If the o	course	s Theory						
			Ability Enhancement Course/Skill		1	0	0		01		- 0		
	AEC/SDC	BEE657x	Development Course - V	EEE	If cour	se is pr	actical			50	50	100	1
					0	0	2		02				
		BNSK658	National Service Scheme (NSS)	NSS coordinator									
8	MC	BPEK658	Physical Education (PE) (Sports and Athletics)	Physical Education Director	0	0	2			100		100	0
		BYOK658	Yoga	Yoga Teacher									
9	MC	IKS	Indian Knowledge System		1	0	0			100	0	100	0
									Total	500	300	800	18
				Professional Elective Cou									
	BEE613A Medium Voltage Substation Design				BEE613C FACTS and HVDC Transmission								
BEE61	3B	Embedded	SystemDesign	BEE61	3D	Elect	ric Moto	or and D	rive Syst	tems for	Electric	Vehicle	S

	Open Elective	Course	
BEE654A	Utilization of Electrical Power	BEE654C	Industrial Servo Control Systems
BEE654B	Technologies of Renewable Energy Sources	BEE654D	Semiconductor Devices
	Ability Enhancement Course / Sk	ill Enhancement	Course-V
BEE657A	Energy Management in Electric Vehicles	BEEL657C	Energy Audit Project
BEEL657B	Simulation of Control of Power Electronics Circuits	BEEL657D	Project on Renewable Energy Sources
	Core Course, PCCL: Professional Core Course laboratory, UHV: Universal Huma		
SEC: Skill Enhance	ement Course, L: Lecture, T: Tutorial, P: Practical S= SDA: Skill Development Ac	tivity, CIE : Contin	uous Internal Evaluation, SEE: Semester End Evaluation. K : The letter in
the course code i	ndicates common to all the stream of engineering. PROJ : Project /Mini Project.	. PEC: Professiona	I Elective Course. PROJ: Project Phase -I, OEC: Open Elective Course
Professional Core	e Course (IPCC): Refers to Professional Core Course Theory Integrated with prac	ticals of the same	e course. Credit for IPCC can be 04 and its Teaching–Learning hours (L : T
: P) can be consic	lered as $(3:0:2)$ or $(2:2:2)$. The theory part of the IPCC shall be evaluated by	ooth by CIE and S	EE. The practical part shall be evaluated by only CIE (no SEE). However,
questions from t	he practical part of IPCC shall be included in the SEE question paper. For mo	re details, the re	gulation governing the Degree of Bachelor of Engineering /Technology
(B.E./B.Tech.) 202	22-23		
National Service	Scheme /Physical Education/Yoga: All students have to register for any one of	of the courses nai	mely National Service Scheme (NSS), Physical Education (PE)(Sports and
Athletics), and Yo	oga(YOG) with the concerned coordinator of the course during the first week of	III semesters. Ad	ctivities shall be carried out between III semester to the VI semester (for
4 semesters). Su	ccessful completion of the registered course and requisite CIE score is manda	atory for the awa	ard of the degree. The events shall be appropriately scheduled by the
colleges and the	same shall be reflected in the calendar prepared for the NSS, PE, and Yoga ac	tivities. These co	urses shall not be considered for vertical progression as well as for the
calculation of SGI	PA and CGPA, but completion of the course is mandatory for the award of degre	ee.	
Professional Elec	tive Courses (PEC): A professional elective (PEC) course is intended to enhance	ce the depth and	breadth of educational experience in the Engineering and Technology
curriculum. Multi	disciplinary courses that are added supplement the latest trend and advanced	technology in th	e selected stream of engineering. Each group will provide an option to
select one course	. The minimum number of students' strengths for offering professional elective	s is 10. However,	this conditional shall not be applicable to cases where the admission to
the program is les	ss than 10. As there are 5 verticals with four courses in each vertical, Mentors	are required to a	guide students in deciding PEC as per verticals.
Open Elective Co	urses:		
Students belongi	ng to a particular stream of Engineering and Technology are not entitled to the	open electives off	ered by their parent Department. However, they can opt for an elective
offered by other	Departments, provided they satisfy the prerequisite condition if any. Regi	stration to open	electives shall be documented under the guidance of the Program
	risor/Mentor. The minimum numbers of students' strength for offering Open I		
admission to the	program is less than 10.		
Project Phase-I :	Students have to discuss with the mentor /guide and with their help he/she has	to complete the	literature survey and prepare the report and finally define the problem
statement for the		-	

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electrical & Electronics Engineering

Scheme of Teaching and Examinations2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

SCHE	ME -A-VII SEMESTER	(Sw	appable VII and VIII SEMESTER)

						-	Teaching	Hours /Wee	k		Exam	ination		
SI. No		urse and urse Code	Course Title	Teaching Department (TD) and Question Paper Setting	board (Pab)	Theory Lecture	Tutorial	Practical/ Drawing	Self -Study	Duration in hours	CIE Marks	SEE Marks	otal Marks	Credits
				٥		L	Т	Р	S				-	
1	IPCC	BEE701	Switchgear and Protection	EEE		3	0	2		03	50	50	100	4
2	PCC	BEE702	Industrial Drives and Applications	EEE		4	0	0		03	50	50	100	4
3	IPCC	BEE703	Power system analysis- II	EEE		3	0	2		03	50	50	100	4
4	PEC	BEE714x	Professional Elective Course	EEE		3	0	0		03	50	50	100	3
5	OEC	BEE755x	Open Elective Course	EEE		3	0	0		03	50	50	100	3
6	PROJ	BEE786	Major Project Phase-II	EEE		0	0	12		03	100	100	200	6
											350	350	700	24
			Pro	fessional Elec	ctive Cou	rse								
BEE71	4A	Power Syst	em Operation and Control		BEE714	С	Progr	ammabl	e Logic	Control	lers			
BEE71	4B	AI Techniq	ues for Electric and Hybrid Electric Vehicle	es	BEE714	D	Big I	Data Ana	lytics in	Power	Systems			
			· · · ·	Open Elective	e Course	•					•			
BEE75	5A	Electric Vehi	icle Technologies		BEE755	С	PLC a	nd SCADA	4					
BEE75	5B	Energy Cons	ervation and Audit		BEE755	D	Optin	nisation T	echniqu	es				
PCC:	Professio	nal Core Cou	rse, PCCL: Professional Core Course laboratory,	, PEC: Profes	sional E	lective C	course,	OEC: Op	en Electi	ve Cours	e PR: Pro	ject Work	k, L: Lectu	ıre, T :
Tuto		ation C- CDA	· Skill Dovelopment Activity CIE: Continuous In	townol Fuolu	ation CI					Tasala				

Tutorial, **P**: Practical **S= SDA**: Skill Development Activity, **CIE**: Continuous Internal Evaluation, **SEE**: Semester End Evaluation. **TD-** Teaching Department, **PSB**: Paper Setting department, **OEC**: Open Elective Course, **PEC**: Professional Elective Course. **PROJ**: Project work

Note: VII and VIII semesters of IV years of the program

(1) Institutions can swap the VII and VIII Semester Schemes of Teaching and Examinations to accommodate research internships/ industry internships after the VI semester.

(2) Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether the VII or VIII semesters is completed during the beginning of the IV year or the later part of IV years of the program.

6

Professional Elective Courses (PEC): A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

Open Elective Courses:

Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor. The minimum numbers of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.

PROJECT WORK (21XXP75): The objective of the Project work is

(i) To encourage independent learning and the innovative attitude of the students.

(ii) To develop interactive attitude, communication skills, organization, time management, and presentation skills.

(iii) To impart flexibility and adaptability.

(iv) To inspire team working.

(v) To expand intellectual capacity, credibility, judgment and intuition.

(vi) To adhere to punctuality, setting and meeting deadlines.

(vii) To install responsibilities to oneself and others.

(viii) To train students to present the topic of project work in a seminar without any fear, face the audience confidently, enhance communication skills, involve in group discussion to present and exchange ideas.

CIE procedure for Project Work:

(1) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work, shall be based on the evaluation of the project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(2) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

SEE procedure for Project Work: SEE for project work will be conducted by the two examiners appointed by the University. The SEE marks awarded for the project work shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electrical & Electronics Engineering

Scheme of Teaching and Examinations2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

SCHEME -AVIIISEMESTER (Swappable VII and VIII SEMESTER)

						Т	eaching	Hours /Wee	k		Exam	ination		
SI. No		urse and Irse Code	Course Title	Teaching Department (TD) and Question Paper Setting	Board (PSB)	Theory Lecture	Tutorial	Practical/ Drawing	Self -Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
						L	т	Р	S				-	
1	PEC	BEE801x	Professional Elective (Online Courses)	EEE		3	0	0		03	50	50	100	3
2	OEC	BEE802x	Open Elective (Online Courses)	EEE		0	2	0		01	50	50	100	3
3	INT	BEE803	Internship (Industry/Research) (14 - 20 weeks)			0	0	12		03	100	100	200	10
											200	200	400	16
			Professional Elec	ctive Course	(Online	course	es)	•		•	•	•		
BEE80	LA	NPTEL /MOOC	S	BE	E801D		NPTEL	/MOOCS						
BEE80	LB	NPTEL /MOOC	S	BE	E801E		NPTEL	/MOOCS						
BEE80	LC	NPTEL /MOOC	S											
				e Courses (On	line Cour	rses)								
BEE802	2A	Industry sugge	ested course/ MOOCS	BE	E802C		NPTEL	/MOOCS						
BEE802	2B	Industry sugge	ested course / MOOCS	BE	E802D		NPTEL	MOOCS						
L: Lec	ture, T : 1	utorial, P : Pr	actical S= SDA : Skill Development Activity, CIE : Cont	tinuous Inte	ernal Eva	aluatio	on, SEE	E: Semest	er End E	valuatior	n. TD- Tea	aching Dep	partment	, PSB :
Paper	Setting	department,	OEC: Open Elective Course, PEC: Professional Election	ctive Course	e. PRO.	J: Pro	ject w	ork, INT :	Industry	/ Internsl	nip / Res	earch Inte	ernship /	Rural
Interr	•						,	,			,,		1- 7	-
Note	VII and	/III semester	s of IV years of the program											

Swapping Facility

- Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate research internships/ industry internships/Rural Internship after the VI semester.
- Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the program.

Elucidation:

At the beginning of IV years of the program i.e., after VI semester, VII semester class work and VIII semester **Research Internship /Industrial Internship / Rural Internship** shall be permitted to be operated simultaneously by the University so that students have ample opportunity for an internship. In other words, a good percentage of the class shall attend VII semester classwork and a similar percentage of others shall attend to Research Internship or Industrial Internship or Rural Internship.

Research/Industrial /Rural Internship shall be carried out at an Industry, NGO, MSME, Innovation center, Incubation center, Start-up, center of Excellence (CoE), Study Centre established in the parent institute and /or at reputed research organizations/institutes.

The mandatory Research internship /Industry internship / Rural Internship is for 14 to 20 weeks. The internship shall be considered as a head of passing and shall be considered for the award of a degree. Those, who do not take up/complete the internship shall be declared to fail and shall have to complete it during the subsequent University examination after satisfying the internship requirements.

Research internship: A research internship is intended to offer the flavor of current research going on in the research field. It helps students get familiarized with the field and imparts the skill required for carrying out research.

Industry internship: Is an extended period of work experience undertaken by students to supplement their degree for professional development. It also helps them learn to overcome unexpected obstacles and successfully navigate organizations, perspectives, and cultures. Dealing with contingencies helps students recognize, appreciate, and adapt to organizational realities by tempering their knowledge with practical constraints.

Rural Internship: Rural development internship is an initiative of Unnat Bharat Abhiyan Cell, RGIT in association with AICTE to involve students of all departments studying in different academic years for exploring various opportunities in techno-social fields, to connect and work with Rural India for their upliftment.

The faculty coordinator or mentor has to monitor the student's internship progress and interact with them to guide for the successful completion of the internship. The students are permitted to carry out the internship anywhere in India or abroad. University shall not bear any expenses incurred in respect of the internship.

With the consent of the internal guide and Principal of the Institution, students shall be allowed to carry out the internship at their hometown (within or outside the state or abroad), provided favorable facilities are available for the internship and the student remains regularly in contact with the internal guide. University shall not bear any cost involved in carrying out the internship by students. However, students can receive any financial assistance extended by the organization.

Professional Elective /Open Elective Course: These are ONLINE courses suggested by the respective Board of Studies. Details of these courses shall be made available for students on the VTU web portal.

			Scheme of To Outcome Based Education	the title of the pr eaching and Exam	ogram inations Based Cr	2 022 redit S		CBCS)					
Sche	me B-vi se	MESTER for th	e candidates who seek a two-semester internship with p	project work /Start-up									1
SI. No		irse and rse Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Theory Lecture	Tutorial Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	nination SEE Warks SEE Marks	Total Marks	Credits
1	IPCC	BXX601	Power system Analysis - I		3	0	2		03	50	50	100	4
2	PCC	BXX602	Control Systems		4	0	0		03	50	50	100	4
3	PEC	BXX613x	Professional Elective Course		3	0	0		03	50	50	100	3
4	OEC	BXX654x	Open Elective Course		3	0	0		03	50	50	100	3
5	PCCL	BXXL606	Control System Lab		0	0	2		03	50	50	100	1
6					If the co	urse is o	ffered as a	Theory					
	AEC/SDC	BXX657x	Ability Enhancement Course/Skill Development		1	0	0		01	50	50	100	1
	AEC/SDC	DAVO21X	Course V		If course	e is offe	red as a p	ractical	01	50	50	100	T
					0	0	2						
		BNSK658	National Service Scheme (NSS)	NSS coordinator									
7	MC	BPEK658	Physical Education (PE) (Sports and Athletics)	Physical Education Director	0	0	2			100		100	0
		BYOK658	Yoga	Yoga Teacher									
8	IKS	BIKS609	Indian Knowledge System		1	0	0		01	100	0	100	0
									Total	500	300	800	16

	Professional Elective Course									
BEE613A	Medium Voltage Substation Design	BEE613C	FACTS and HVDC Transmission							
BEE613B	Embedded SystemDesign	BEE613D	Electric Motor and Drive Systems for Electric Vehicles							
	Оре	en Elective Course								
BEE654A	Utilization of Electrical Power	BEE654C	Industrial Servo Control Systems							
BEE654B	Technologies of Renewable Energy Sources	BEE654D	Semiconductor Devices							

	Ability Enhancement Course / Skill Enhancement Course-V									
BEE657A	Energy Management in Electric Vehicles	BEEL657C	Project on Energy Audit							
BEEL657B	Simulation of Control of Power Electronics Circuits	BEEL657D	Project on Renewable Energy Sources							

Sche	me Bvii	and VIII semeste	Scheme of Te Outcome Based Education	the title of the pre- eaching and Exam (OBE) and Choice om the academic y	r ogram inations Based Cr	2022 edit S		CBCS)					
					1	Teaching	Hours /Wee	k		Exam	ination	1	
SI. No		urse and ırse Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Theory Lecture	Tutorial	Practical/ Drawing	ADA	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
				•	L	Т	Р	S					
1	IPCC	BXX701	To be completed in 5 th /6 th semester		3	0	2		03	50	50	100	4
2	IPCC	BXX702	To be completed in 5 th /6 th semester		3	0	2		03	50	50	100	4
3	PCC	BXX703	To be completed in the 6 th semester		4	0	0		03	50	50	100	3
4	PEC	BXX714x	Professional Elective Course (MOOC Courses)		3	0	0		03	50	50	100	3
5	OEC	BXX755x	Open Elective Courses (MOOC courses)		3	0	0		01	50	50	100	3
1	PEC	Bxx801x	Professional Elective (MOOC Courses)		3	0	0		03	50	50	100	3
2	OEC	Bxx802x	Open Elective (MOOC Courses)		3	0	0		01	50	50	100	3
3								9					
4	4 INT Bxx804 Internship (Industry/Research) (02 semesters) 0 0 12 03 100 200 10												
										200	200	400	42

V Semester

Engineering M	Semester	V		
Course and Course Code HSMS IBEE501			CIE Marks	50
Teaching Hours/Week (L:T:P: S)	hing Hours/Week (L:T:P: S) 3:0:0:0		SEE Marks	50
Total Hours of Pedagogy	40 hours		Total Marks	100
Credits	3		Exam Hours	3
Examination nature (SEE)	Theory			

Course objectives:

After completion of the course, the students will be able to

- Understand basic skills of Management
- Understand the need for Entrepreneurs and their skills
- Identify the Management functions and Social responsibilities.
- Understand the identification of Business, drafting the Business plan and sources of funding.

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- Show Video/animation films to explain the functioning of various techniques.
- Encourage collaborative (Group) Learning in the class
- Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in multiple representations.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

MODULE – 1						
Management: Nature and Func	Management: Nature and Functions of Management – Importance, Definition, Management Functions,					
Levels of Management, Roles of I	Manager, Managerial Skills, Management & Administration, Management					
as a Science, Art & Profession (Se	lected topics of Chapter 1, Text 1).					
Planning: Planning-Nature, Imp	ortance, Types, Steps and Limitations of Planning; Decision Making –					
Meaning, Types and Steps in Deci	sion Making(Text 1).					
Teaching-Learning Process	Chalk and talk method, YouTube Videos, Power Point Presentation.					
RBT Levels	L2, L3					
MODULE – 2						
Organizing and Staffing: Organization-Meaning, Characteristics, Process of Organizing, Principles of						
Organizing, Span of Managem	Organizing, Span of Management (meaning and importance only), Departmentalization-Process					
Departmentalization, Purpose De	partmentalization ,Committees– Meaning, Types of Committees.					

Staffing-Need and Importance, Recruitment and Selection Process.

Directing and Controlling: Meaning and Requirements of Effective Direction, Giving Orders; Motivation-Nature of Motivation, Motivation Theories (Maslow's Need-Hierarchy Theory and Herzberg's Two Factor Theory); Communication – Meaning, Importance and Purposes of Communication (Text 1).

L2. L3

Teaching-Learning Process	
RBT Levels	

Chalk and talk method, YouTube Videos, Power Point Presentation.

MODULE - 3Leadership-Meaning, Characteristics, Behavioural Approach of Leadership; Coordination-Meaning, Types, Techniques of Coordination; Controlling – Meaning, Need for Control System, Benefits of Control, Essentials of Effective Control System, Steps in Control Process (Text 1).

Social Responsibilities of Business: Meaning of Social Responsibility, Social Responsibilities of Business towards Different Groups, Social Audit, Business Ethics and Corporate Governance (Text 1).

Teaching-Learning Process	Chalk and talk method, YouTube Videos, Power Point Presentation.
RBT Levels	L1, L2, L3

MODULE-4

Entrepreneurship: Introduction, Evolution of the concept of Entrepreneurship, Entrepreneurship today, Types of Entrepreneurs, Entrepreneurship, Entrepreneurial competencies, Capacity Building for Entrepreneurs.

Identification of Business Opportunities: Introduction, Mobility of Entrepreneurs, Business opportunities in India, Models for opportunity Evaluation.

Teaching-Learning Process	Chalk and talk method, YouTube Videos, Power Point Presentation.				
RBT Levels	L1, L2, L3				

MODULE – 5

Business plans: Introduction, purpose of a Business plan, contents of a Business plan, presenting a Business plan, why do some Business plan fail? Procedure for setting up an Enterprise.

Institutions supporting Business opportunities: Central level institutions- National Board for micro, small & medium Enterprises(NBMSME),MSME-DO, National Small Industries Corporation. State level institutions- state Directorate Industries and commerce, District Industries Centres, state financial Corporations, State Industrial Development Corporation(SIDC), State Industrial Area Development Board (SIADB). Other Institutions - NABARD, Technical consultancy organisation (TCO), Small Industries Development Bank of India(SIDBI), Export Promotion Councils, Non governmental Organisations.

Teaching-Learning Process	Chalk and talk method, YouTube Videos, Power Point Presentation.
RBT Levels	L1, L2, L3

Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

- Understand the fundamental concepts of Management and its functions. 1)
- 2) Understand the different functions to be performed by managers/Entrepreneur.
- 3) Understand the social responsibilities of a Business.
- 4) Understand the Concepts of Entrepreneurship and to identify Business opportunities.
- 5) Understand the components in developing a business plan and awareness about various sources of funding and Institutions supporting Entrepreneur.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/

course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books

- 1) Principles of Management P.C Tripathi, P.N Reddy, McGraw Hill Education, 6th Edition, 2017. ISBN-13:978-93-5260-535-4.
- 2) Entrepreneurship Development Small Business Enterprises- Poornima M Charantimath,2nd Edition, Pearson Education 2018, ISBN 978-81-317-6226-4.

Reference Books

1) Essentials of Management: An International, Innovation and Leadership perspective by Harold Koontz, Heinz Weihrich McGraw Hill Education, 10th Edition 2016. ISBN- 978-93-392-2286-4.

Web links and Video Lectures (e-Resources):

- https://nptel.ac.in/courses/110107094
- https://nptel.ac.in/courses/110106141
- https://nptel.ac.in/courses/122106031

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Quizzes,
- Assignments,
- Seminars

SIGNALS AND DSP				
IPCC Course Code	BEE 502	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50	
Total Hours of Pedagogy	40 hours Theory + 12 Lab	Total Marks	100	
	slots			
Credits	04	Exam Hours	03	

Course objectives:

- 1. To explain basic signals, their classification, basic operations on signals, sampling of analog signals, and the properties of the systems.
- 2. To explain the convolution of signals in continuous and discrete time domain and the properties of impulse response representation.
- 3. To explain the computation of Discrete Fourier Transform of a sequence by direct method, Linear transformation Method and using Fast Fourier Transformation Algorithms.
- 4. To explain design of IIR all pole analog filters and transform them into digital filter using Impulse Invariant and Bilinear transformation Techniques and to obtain their Realization.
- 5. To explain design of FIR filters using Window Method and Frequency Sampling Method and to obtain their Realization.

Teaching-Learning Process (General Instructions)

These are sample Strategies; which teachers can use to accelerate the attainment of the various course outcomes.

1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teachingmethods could be adopted to attain the outcomes.

- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.

5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinkingskills such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.

- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve

the students' understanding.

MODULE-1

Signals, systems and signal processing, classification of signals, Basic Operations on Signals, Basic Elementary Signals, properties of systems. concept of frequency in continuous and Discrete time signals, sampling of analog signals, the sampling theorem , quantization of continuous amplitude and sinusoidal signals , coding of quantized samples, digital to analog conversion,

Time-domain representations for LTI systems: Convolution, impulse response representation, Convolution Sum and Convolution Integral, properties of impulse response representation, solution of difference equations.

Teaching-Learning	Chalk and Board, Power Point Presentation, You Tube Videos.
Process	

		MODULE-2
Disc	rete Fourier Transfori	ns (DFT):
		ition of DFT and its inverse, matrix relation to find DFT and IDFT
		, circular time shift, circular frequency shift, circular folding, symmetry
· 1	· · · · ·	real even and odd sequences, DFT of complex conjugate sequence,
	1 ,	's- the circular convolution, Parseval's theorem, circular correlation,
		DFT. Signal segmentation, overlap-save and overlap-add method.
0	hing-Learning	Chalk and Board, Power Point Presentation, You Tube Videos.
Proc	8 8	Chark and Doard, I ower I onit I resentation, Tou Tube Videos.
1100	655	MODULE-3
Fast-	Fourier-Transform (FF	() algorithms: Direct computation of DFT, need for efficient computation of the
		improvement factor, Radix-2 FFT algorithm for the computation of DFT and
		ecimation-in-frequency algorithms , calculation of DFT when N is not a power
of 2.		
	hing-Learning	Chalk and Board, Power Point Presentation, You Tube Videos.
Proc		
		MODULE-4
IIR 1	filter design: Classifica	tion of analog filters, generation of Butterworth polynomials, frequency
		Butterworth filters, low pass, high pass, band pass and band stop filters,
		polynomials, design of Chebyshev filters, design of Butterworth and
		near transformation and Impulse invariance method, representation of IIR
		and two, series form and parallel form.
Proc	hing-Learning	Chalk and Board, Power Point Presentation, You Tube Videos.
1100	655	MODULE 5
FIR 1	filter design:	
Intro	duction to FIR filters, sy	mmetriv and antisymmetric FIR filters, design of linear phase FIR
filter	s using - Rectangular, B	artlett, Hamming, Hanning and Blackman windows, design of FIR
		ansformers, FIR filter design using frequency sampling Technique.
		s using direct form and lattice structure.
1		
Teac	hing-Learning	Chalk and Board, Power Point Presentation, You Tube Videos.
Proc	0 0	
SI.		Experiments
NO		Experiments
1	Varification of Complin	g Theorem in time and frequency domains
1	verification of Samplin	g Theorem in time and frequency domains
2	Generation of different	signals in both continuous and discrete time domains
3	To perform basic opera signals	tions on given sequences- Signal folding, evaluation of even and odd
4	Evaluation of impulse r	esponse of a system.

5.	Solution of a difference equation.
6.	Evaluation of linear convolution and circular convolution of given sequences
	Computation of N- point DFT and IDFT of a given sequence by use of (a) Defining equation; (b) FFT method
8	Evaluation of circular convolution of two sequences using DFT and IDFT approach.
	Design and implementation of IIR filters to meet given specification (Low pass, high pass, band pass and band reject filters).
	Design and implementation of FIR filters to meet given specification (Low pass, high pass, band pass and band reject filters) using different window functions.
11	Design and implementation of FIR filters to meet given specification (Low pass, high pass, band pass and band reject filters) using frequency sampling technique.
12	Realization of IIR and FIR filters.
13	Following experiments to be done using DSP Kit:
	a)Obtain the linear convolution of two sequences
	b)Compare circular convolution of two sequences
	c)To find N –point DFT of given sequence
	d)To find impulse response of first and second order system
	e)Generation of sine wave and standard test signals
	rse outcomes (Course Skill Set):
At the	e end of the course the student will be able to:
(1)Dis	cuss classification and basic operations that can be performed on both continuous and discrete
	ignals and to understand sampling theorem.
(2)Eva	luate Discrete Fourier Transform of a sequence, to understand the various properties of DFT and
signal	segmentation using overlap and overlap add method.
(3)Eva	luate Discrete Fourier Transform of a sequence using decimation in time and decimation in
freque	ncy methods.
(4) To	design Butterworth and Chebyshev IIR digital filters and to represent the filters using different
	ds and to represent IIR filter using different methods.
(5)Tc	b design FIR filters using windows method and frequency sampling method and to represent FIR s using direct method and lattice method.
Text	Books/Reference Books:
	duction to Digital Signal Processing, Jhonny R. Jhonson, Pearson 1 st Edition, 2016. tal Signal Processing – Principles, Algorithms, and Applications, Jhon G. Proakis Dimitris G.
	akis, Pearson, 4 th Edition, 2007.
	ital Signal Processing, A.NagoorKani, McGraw Hill, 2nd Edition, 2012.
-	ital Signal Processing, Shaila D. Apte, Wiley, 2nd Edition, 2009.

Digital Signal Processing, Ashok Amberdar, Cengage, 1st Edition, 2007.
 Digital Signal Processing, Tarun Kumar Rawat, Oxford, 1st Edition, 2015.

Web links and Video Lectures (e-Resources):

1. http://www.freebookcentre.net/Electronics/DSP-Books

2. https://www.electronicsforu.com/special/cool-stuff-misc/8-free-digital-signal-processing-ebooks

MOOCs

1. https://nptel.ac.in/courses/117102060

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

CIE for the theory component of the IPCC (maximum marks 50)

- IPCC means practical portion integrated with the theory of the course.
- CIE marks for the theory component are 25 marks and that for the practical component is 25 marks.
- 25 marks for the theory component are split into 15 marks for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and 10 marks for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for 25 marks).

• The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- 15 marks for the conduction of the experiment and preparation of laboratory record, and 10 marks for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for 25 marks.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question

papers for the course (duration 03 hours)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

		Annexur	re-II 1
Powe	r Electronics	Semester	V
Course Code	BEE503	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50	Total Marks	100
Credits	04	Exam Hours	
Examination type (SEE)	Theory		
Course objectives:	· · · · · ·		
 their switching characteristics. (2) To explain power diode characteristics. (3) To explain the techniques for des (4) To explain different power trans (5) To explain different types of Thy (6) To explain the design, analysis 	tions power electronics, different types of cteristics, types, their operation and the sign and analysis of single phase diode recti- tistors, their steady state and switching cha pristors, their gate characteristics and gate of techniques, performance parameters an	effects of power dio fier circuits. racteristics and imita control requirements	des on RI tions.
rectifiers, DC- DC, DC -AC conver Teaching-Learning Process (Gene These are comple Structuring, while	eral Instructions)	inment of the verie	
	h teachers can use to accelerate the atta	amment of the vario	us course
outcomes.	to be only funditional leature methods a	t altamative - fferri	
	to be only traditional lecture method, bu	t alternative effective	e teaching
methods could be adopted to atta			
2 Lectures with discussions, questi	on and answer sessions.		
3 Informal quizzes.			
, , ,	in functioning of various concepts.		
5 Encourage collaborative (Group)			
6 Ask at least three HOT (Higher or	rder Thinking) questions in the class, which	n promotes critical thi	inking.
7 Adopt Problem Based Learning	(PBL), which fosters students' Analytical	skills, develop desig	n thinking
skills such as the ability to desig	n, evaluate, generalize, and analyse inform	ation rather than sin	nply recal
it.			
8 Introduce Topics in manifold rep	resentations.		
	lve the same problem with different cir	cuits/logic and enco	urage the
students to come up with their or		curto, logic una circo	uruge un
-	e applied to the real world - and when that	's possible, it holps in	provo th
	e applieu to the real world - and when that	s possible, it lielps in	ipi ove til
students' understanding.			
	Module-1		<u> </u>
devices; Specifications of Switches Circuits, Peripheral Effects, Intellige	er Electronics, Ideal Characteristics of swite s, control characteristics of power device nt Modules. e Characteristics, Reverse Recovery Chara	es, Types of Power	Electroni
Silicon Carbide Diodes, Silicon Carb load.	bide Schottky Diodes, Freewheeling diodes	s, Freewheeling diode	es with R
	de Circuits with DC Source connected to R Phase Full-Wave Rectifier with RL Load.	and RL load, Single-F	'hase Full
	Module-2		
Characteristics, Switching Limits, Po	Bipolar Junction Transistors – Steady Sta ower MOSFETs – Steady State Characterist e Drive, Isolation of Gate and Base Drives,	ics, Switching Charac	cteristics,
	Module-3		
Thuristors: Introduction Thuristor	Characteristics, Two-Transistor Model of '	Thuristor Thuristor 7	urn. Or
	n Thyristor Types, Series Operation of Thy	-	ration of
	rotoction intrictor Firing (inclute lingua		

Controlled Rectifiers: Introduction, Single phase half wave circuit with RL Load, Single phase half wave circuit with RL Load and Freewheeling Diode, Single phase half wave circuit with RLE Load, Single-Phase Full Converters with RLE Load, Single-Phase Dual Converters, Principle of operation of Three- Phase duel Converters.

AC Voltage Controllers: Introduction, Principle of phase control & Integral cycle control, Single-Phase Full-Wave Controllers with Resistive Loads, Single- Phase Full-Wave Controllers with Inductive Loads, Three-Phase Full-Wave Controllers.

Module-5

DC-DC Converters: Introduction, principle of step down chopper with R and RL load; principle of step up chopper with R load, Control strategies, performance parameters, DC-DC converter classification.

DC-AC Converters: Introduction, principle of operation single phase bridge inverters, performance parameters, three phase bridge inverters, voltage control of single phase inverters, Harmonic reductions, Current source inverters.

Course outcome (Course Skill Set)

At the end of the course the student will be able to :

- 1 To give an overview of applications power electronics, different types of power semiconductor devices, their switching characteristics, power diode characteristics, types, their operation and the effects of power diodes on RL circuits.
- 2 To explain the techniques for design and analysis of single phase diode rectifier circuits.
- 3 To explain different power transistors, their steady state and switching characteristics and limitations.
- 4 To explain different types of Thyristors, their gate characteristics and gate control requirements.
- 5 To explain the design, analysis techniques, performance parameters and characteristics of controlled rectifiers, DC- DC, DC -AC converters and Voltage controllers.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

Textbook

1 Power Electronics: Circuits Devices and Applications, Mohammad H Rashid, Pearson 4th Edition, 2014.

Reference Books

- 1 Power Electronics, P.S. Bimbhra, Khanna Publishers, 5th Edition, 2012.
- 2 Power Electronics: Converters, Applications and Design, Ned Mohan et al, Wiley 3rd Edition, 2014.
- 3 Power Electronics, Daniel W Hart, McGraw Hill, 1st Edition, 2011.
- 4 Elements of Power Electronics, Philip T Krein, Oxford, Indian Edition, 2008.

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• .

•

Template for Practical Course and if AEC is a practical Course Annexure-V

	Power Electr	onics Laboratory	Semester	V		
Course Code		BEEL504	CIE Marks	50		
Teaching Hours/Week (L:T:P: S)		0:0:2:0	SEE Marks	50		
Credits		01	Exam Hours	100		
Examin	ation type (SEE)	Pract	tical	•		
Course	objectives:					
me 2) To	ethods of triggering the SCR	onductor devices to obtain their station phase controlled full wave rectifier an				
		universal motor and stepper motors.				
SI.NO	To study single phase full bridge inverter connected to resistive load. Experiments					
1	Static Characteristics of SCR.					
2	Static Characteristics of MOSFET and IGBT.					
3	Characteristic of TRIAC.					
4	SCR turn on circuit using synchronized UJT relaxation oscillator.					
5	SCR digital triggering circuit for a single phase controlled rectifier and ac voltage regulator.					
6	Single phase controlled full wave rectifier with R load, R –L load, R-L-E load with and without freewheelin diode.					
7	AC voltage controller using TRIAC and DIAC combination connected to R and RL loads.					
8	Speed control of DC motor using single phase semi converter.					
9	Speed control of stepper motor.					
10	Speed control of universal motor using ac voltage regulator.					
11	Speed control of a separately excited D.C. Motor using an IGBT or MOSFET chopper.					
12	Single phase MOSFET/IGBT based PWM inverter.					
	outcomes (Course Skill Set):					
	end of the course the student will be able to:					
1		emiconductor devices to discuss their p	pertormance.			
2 3	Trigger the SCR by different met		d AC voltage controller	th D and		
З	Verify the performance of single phase controlled full wave rectifier and AC voltage controller with R and RL loads.					
4		universal motor and stepper motors.				
5		phase full bridge inverter connected to	o resistive load.			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

High Voltage Engineering Semester			v
Course Code	BEE515A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	
Examination type (SEE) Theory			

Course objectives:

- 1. To understand the conduction and breakdown mechanism in gases, liquid and solid dielectrics.
- 2. To know about generation of high voltages and currents and their measurement.
- 3. To understand the various types of over voltages phenomenon and protection methods.
- 4. To discuss non-destructive testing of materials and electric apparatus.

5. To discuss high-voltage testing of electrical equipment

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.

Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding..

Module-1

Introduction: Electric field stress, gas, liquid, solid and composite dielectrics.

Conduction and Breakdown in Gases: Gases as Insulating Media, Collision Process – types of collision, Mobility of ions and electrons. Ionization Processes- Ionization by collision.

Townsend's Current Growth Equation--Current Growth in the Presence of primary and Secondary Processes, Townsend's Criterion for Breakdown, Breakdown in Electronegative Gases, Time Lags for Breakdown, Paschen's Law, Corona Discharges.

Conduction and Breakdown in Liquid Dielectrics: purification of liquid dielectrics,

Breakdown in Liquid dielectrics. - Suspended particle, bubble and stressed oil volume mechanism.

Conduction and Breakdown in Solid Dielectrics: Intrinsic Breakdown, Electromechanical Breakdown, Thermal Breakdown.

Module-2

Generation of High Direct Current Voltages: Voltage Doubler circuit, Voltage multiplier circuit- Cockcroft Walton circuit, Ripple and voltage drop in multiplier circuit. Vandegraaff generator.

Generation of High Alternating Voltages: Cascade transformers, Resonant transformers, Tesla coil.

Generation of Impulse Voltages and currents: Standard impulse wave, Circuit for producing impulse waves- Analysis of impulse generator RLC circuit, Wave shape control, Marx circuit, Generation of impulse current: standard impulse current wave ,Circuit for producing impulse current wave.

Module-3

Measurement of High DC Voltages and Currents: Measurement of High DC Voltages – Series Resistance micro ammeter, Resistance potential divider, Generating voltmeter.

Measurement of High AC voltages- Series impedance voltmeter, Series capacitance voltmeter, Capacitance potential dividers, Capacitance voltage transformers. Electrostatic voltmeter, series capacitance peak voltmeter (chubb-Fortscue method), Spark gaps for measurement of High dc, ac and Impulse voltages - Spark gap measurements, Factors influencing the spark over voltage of sphere gaps.

Measurement of Impulse Voltages – Resistance potential dividers, capacitance voltage dividers, Mixed R-C potential dividers Peak reading voltmeters for impulse voltages.

Measurement of High DC, AC and impulse Currents - Hall generator, Resistive shunt, Rogowski coils and Magnetic links.

Module-4

Natural Causes for Over voltages

Lightning phenomenon –Charge formation in the clouds, Mechanism of lightning strokes, Mathematical model for lighting, Over voltages due to indirect stroke.

Power frequency Overvoltage – Sudden load rejection, Ferranti effect. Control of over voltages due to switching.

Protection of transmission lines against over voltages- Using shielded or ground wires, Ground rods and counter poise wires, Surge arresters -Protector tubes, Nonlinear element surge arrestor.

Module-5

Non-Destructive Testing of Materials and Electrical Apparatus

Power frequency measurements- Schering bridge for audio frequency, transformer ratio arm bridge. Partial discharge measurements- straight discharge detection, Balance detection.

High Voltage Testing of Electrical Apparatus-Testing of insulators, bushings, circuit breakers, cables. Testing of transformers- Impulse test, Tests on surge arrestors.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

- 1. Have detailed knowledge of conduction and breakdown phenomenon in gases, liquids and solid dielectrics.
- 2. Ability to design and simulate the generation of high voltages and currents
- 3. Ability to design and analyze the measurement techniques for high voltages and currents
- 4. Summarize overvoltage phenomenon and protection of electric power systems.
- 5. Explain non-destructive testing of materials and high-voltage testing of electric apparatus

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Textbook:

1. High Voltage Engineering M.S. Naidu, V.Kamaraju McGraw Hill 5th Edition, 2013.

2. High Voltage Engineering Wadhwa C.L. New Age International 3rd Edition, 2012

Reference Books:

1. High Voltage Engineering Fundamentals E. Kuffel, W.S. Zaengl, J. Kuffel Newnes

2nd Edition, 2000

2. High-Voltage Test and Measuring Techniques Wolfgang Hauschild • Eberhard

Lemke Springer 1st Edition2014

3. High Voltage Engineering Farouk A.M. Rizk CRC Press 1st Edition2014

Web links and Video Lectures (e-Resources):

<u>www.nptel.ac.in</u>

Link of Journals, Magazines, websites and Research Papers <u>http://digital-library.theiet.org/content/journals/hve 2</u> <u>https://archive.nptel.ac.in/courses/108/104/108104048</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Quizzes, Seminars,

Visit transformer manufacturing industry,

Testing laboratories - CPRI.

Power Electronics for Renewable Energy Syste	Semester	V	
Course Code	BEE515B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	The	orv	

Course objectives:

- To appreciate the advantages of renewable energy sources over conventional energy sources
- To study solar PV systems stand alone and grid connected and their maximum power tracking methods
- To study wind energy systems and the electrical machines (DFIG) used in WES
- To study MPPT methods and in WES.
- To study other renewable energy sources- biomass, fuel cells and ocean energy
- To study power electronics converters for PV and WES

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Chalk and board
- **2.** PPT

Module-1

Review of Power semiconductor devices: Thyristors, GTOs, POWER MOSFETS, IGBTs, MCTs.

Classification of Energy Sources – Importance of Non-conventional energy sources, Advantages and disadvantages of conventional energy sources, Impacts of renewable energy generation on the environment.

Module-2

Solar PV Systems: Solar PV characteristics, Grid requirement for PV, Power electronic converters used for solar PV, Control techniques, 12-pulse rectifier circuits - high voltage 12-pulse rectifier, and high current 12- pulse rectifier, MPPT, Grid connected and Islanding mode, Grid synchronization, PLLs, battery charging in PV systems.

Module-3

Wind Energy Conversion: Wind Turbine characteristics, Grid requirement for Wind, PMSM and DFIG for wind generators, Power electronic converters for PMSM and DFIG rotor side and stator side converters, Control techniques, MPPT, Grid connected and Islanding mode of operation.

Module-4

Qualitative study of other renewable energy resources: Ocean energy, Biomass energy, Hydrogen energy, Fuel cells: Operating principles and characteristics

Module-5

Power Converters and their control in AC microgrids: Microgrid architecture, AC, Microgrid, AC/DC microgrid, Schematics of solar PV and WT powered DC and DC/AC microgrids, Grid-forming, grid-feeding, current source based grid supporting and voltage source based

grid supporting converters. Grid feeding converters- Droop control with dominant inductive and dominant resistive grids, overview of virtual impedance control, overview of hierarchical control.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Describe WES and PV systems
- 2. Develop MPPT algorithms for PV systems and WES.
- 3. Design converters for PVS and SES
- 4. Describe biomass, fuel cells and oceanic energy sources
- 5. Discuss grid connection issues of renewable energy sources.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

1. Fang Lin Luo, Hong Ye, "Advanced DC/AC Inverters: Applications in Renewable

Energy" CRC Press.
2. Sudipta Chakraborty, Marcelo G. Simões, William E. Kramer, "Power Electronics fo
Renewable and Distributed Energy Systems" Springer 2013.
Journal Publications
 a. "An Overview of Power Electronics Applications in Fuel Cell Systems: DC and AC Converters" Hindawi Publishing Corporation, Scientific World Journal, Volume 2014, Article ID 103709, 9 pageshttp://dx.doi.org/10.1155/2014/103709
b. J. Rocabert, A. Luna, F. Blaabjerg and P. Rodríguez, "Control of Power Converters in AC Microgrids," in <i>IEEE Transactions on Power Electronics</i> , vol. 27, no. 11, pp. 4734- 4749, Nov. 2012, doi: 10.1109/TPEL.2012.21993
c. S. P. Bihari <i>et al.</i> , "A Comprehensive Review of Microgrid Control Mechanism and
Impact Assessment for Hybrid Renewable Energy Integration," in IEEE Access, vol. 9,
pp. 88942-88958, 2021, doi: 10.1109/ACCESS.2021.3090266.
Web links and Video Lectures (e-Resources):
• <u>www.nptel.ac.in</u>
 <u>https://www.youtube.com/watch?v=FvOAZC8Urcs</u>
Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
•

ELECTRIC VEHI	VLE FUNDAMENTALS	Semester	V
Course Code	BEE515C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theor	ту	

Course objectives:

- To understand the concept of electric vehicles.
- To study about the motors & drives for electric vehicles.
- To understand the electronics and sensors in electric vehicles.
- To understand the concept of hybrid vehicles.
- To study about fuel cell for electric vehicles.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1 Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2 Lectures with discussions, question and answer sessions.
- 3 Informal quizzes.
- 4 Use of Video/Animation to explain functioning of various concepts.
- 5 Encourage collaborative (Group Learning) Learning in the class.
- 6 Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 7 Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.
- 8 Introduce Topics in manifold representations.
- 9 Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.

Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

Module-1

Introduction to Electric Vehicles : Electric Vehicle – Need - Types – Cost and Emissions – End of life. Electric Vehicle Technology – layouts, cables, components, Controls. Batteries – overview and its types. Battery plug-in and life. Ultra-capacitor, Charging – Methods and Standards. Alternate charging sources – Wireless & Solar.

Module-2

Electric Vehicle Motors: Motors (DC, Induction, BLDC) – Types, Principle, Construction, Control. Electric Drive Trains (EDT) – Series HEDT (Electrical Coupling) – Power Rating Design, Peak Power Source (PPS); Parallel HEDT (Mechanical Coupling) – Torque Coupling and Speed Coupling. Switched Reluctance Motors (SRM) Drives – Basic structure, Drive Convertor, Design.

Module-3

Electronics and Sensor-less control in EV: Basic Electronics Devices – Diodes, Thyristors, BJTs, MOSFETs, IGBTs, Convertors, Inverters. Safety – Risks and Guidance, Precautions, High Voltage safety, Hazard management. Sensors - Autonomous EV cars, Self drive Cars, Hacking; Sensor less – Control methods- Phase Flux Linkage-Based Method, Phase Inductance Based, Modulated Signal Injection, Mutually Induced Voltage-Based, Observer-Based.

Module-4

Hybrid Vehicles: Hybrid Electric vehicles – Classification – Micro, Mild, Full, Plug-in, EV. Layout and Architecture – Series, Parallel and Series-Parallel Hybrid, Propulsion systems and components. Regenerative Braking, Economy, Vibration and Noise reduction. Hybrid Electric Vehicles System – Analysis and its Types, Controls.

Module-5

Fuel Cells for Electric vehicles: Fuel cell – Introduction, Technologies & Types, Obstacles. Operation principles, Potential and I-V curve, Fuel and Oxidation Consumption, Fuel cell Characteristics – Efficiency, Durability, Specific power, Factors affecting, Power design of fuel Cell Vehicle and freeze capacity. Lifetime cost of Fuel cell Vehicle – System, Components, maintenance.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Describe about working principle of electric vehicles.
- 2. Explain the construction and working principle of various motors used in electric vehicles.
- 3. Understand about working principle of electronics and sensor less control in electric vehicles.
- 4. Describe the different types and working principle of hybrid vehicles.
- 5. Illustrate the various types and working principle of fuel cells.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

- 1. Jack Erjavec and Jeff Arias, "Hybrid, Electric and Fuel Cell Vehicles", Cengage Learning, 2012.
- 2. Mehrdad Ehsani, Yimin Gao, sebastien E. Gay and Ali Emadi, "Modern Electric, Hybrid Electric and Fuel Cell Vehicles: Fundamentals, Theory and Design", CRC Press, 2009.

Web links and Video Lectures (e-Resources):

• https://archive.nptel.ac.in/courses/108/106/108106170/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

•

FUNDAMENTALS	OF VLSI DESIGN	Semester	V
Course Code	BEE515D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	The	ory	

Course objectives:

Impart knowledge of mass transistors theory and CMOS technology.

- Understand the basic electrical properties of mass and BICMOS circuits.
- Cultivate the concept of subsystem design and layout processes .
- Understand the concept of design process computational elements.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1 Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2 Lectures with discussions, question and answer sessions.
- 3 Informal quizzes.
- 4 Use of Video/Animation to explain functioning of various concepts.
- 5 Encourage collaborative (Group Learning) Learning in the class.
- 6 Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 7 Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.
- 8 Introduce Topics in manifold representations.
- 9 Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.

10. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

Module-1

Moore's law, speed power performance, nMOS fabrication, CMOS fabrication: n-well, p-well processes, BiCMOS, Comparison of bipolar and CMOS.

Basic Electrical Properties of MOS And BiCMOS Circuits: Drain to source current versus voltage characteristics, threshold voltage, transconductance.

Module-2

Basic Electrical Properties of MOS And BiCMOS Circuits: nMOS inverter, Determination of pull up to pull downratio, nMOS inverter driven through one or more pass transistors, alternative forms of pull up, CMOS inverter, BiCMOS inverters, latch up.

Basic Circuit Concepts: Sheet resistance, area capacitance calculation, Delay unit, inverter delay, estimation of CMOS inverter delay, driving of large capacitance loads, super buffers, BiCMOS drivers.

Module-3

MOS and BiCMOS Circuit Design Processes: MOS layers, stick diagrams, nMOS design style, CMOS design style, design rules and layout, λ - based design.

Scaling of MOS Circuits: scaling factors for device parameters, limitations of scaling.

Module-4

Subsystem Design and Layout-1 : Switch logic pass transistor, Gate logic inverter, NAND gates, NOR gates, pseudo nMOS, Dynamic CMOS, example of structured design, Parity generator, Bus arbitration, multiplexers, logicfunction block, code converter.

Subsystem Design and Layout-2 : Clocked sequential circuits, dynamic shift registers, bus lines, subsystem designprocesses, General considerations, 4-bit arithmetic processes, 4-bit shifter.

Module-5

Design Process-Computational Elements: Regularity, design of ALU subsystem, ALU using adders, carry lookahead adders, Multipliers, serial parallel multipliers, Braun array, Bough – Wooley multiplier.

Memory, Registerand Aspects of Timing: Three Transistor Dynamic RAM cell, Dynamic memory cell, Pseudo- Static RAM, JK Flipflop, D Flip-flop circuits, RAM arrays, practical aspects and testability: Some thoughts of performance, optimization and CAD tools for design and simulation

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

1. Identify the CMOS layout levels, and the design layers used in the process sequence.

2. Describe the general steps required for processing of CMOS integrated circuits.

3. Design static CMOS combinational and sequential logic at the transistor level.

4. Demonstrate different logic styles such as complementary CMOS logic, pass-transistor Logic, dynamic logic, etc.

5. Interpret the need for testability and testing methods in VLSI

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

1. Basic VLSI Design -3rd Edition, Douglas A Pucknell, KamaranEshraghian, Prentice Hall of India publication, 2005.

2. CMOS Digital Integrated Circuits, Analysis And Design, 3rd Edition, Sung – Mo (Steve) Kang, Yusuf Leblbici, Tata McGraw Hill, 2002.

3. VLSI Technology - S.M. Sze, 2nd edition Tata McGraw Hill, 2003.

Web links and Video Lectures (e-Resources):

...VTU e-shikshanaprogramme

VTU Edu-sat programmes

• https://nptel.ac.in/courses/117101058

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Quizzes
- Assignment
- Seminars

POWER SY	STEM ANALYSIS I	Semester	VI
Course Code	BEE601	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 10 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Examination nature (SEE)	Theory		

Course objectives:

- To introduce the per unit system and explain its advantages and computation and explain the concept of single line (one line) diagram and its implementation in problems.
- To explain analysis of three phase symmetrical faults on synchronous machine and simple power systems.
- To explain symmetrical components, their advantages and the calculation of symmetrical components of voltages and currents in un-balanced three phase circuits.
- To explain the concept of sequence impedance and sequence networks in three phase unbalanced circuits.
- To explain the analysis of synchronous machine and simple power systems for different unsymmetrical faults using symmetrical components.
- Discuss stability and types of stability for a power system and the equal area criterion for the evaluation of stability of a simple system.

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

1. Lecture method (L) need not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.

2. Use of Video/Animation to explain function for various concepts.

3. Encourage collaborative (Group Learning) Learning in the class.

4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.

5. Adopt Problem Based Learning (PBL), which foster students 'Analytical skills, develop design thinking skill such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.

6. Introduce Topics in manifold representations.

7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.

8. Discuss how every concept can be applied to the real world-and when that's possible, it will improve the students understanding.

MODULE-1

Representation of Power System Components: Introduction, Single-phase Representation of Balanced Three Phase Networks, One-Line Diagram and Impedance or Reactance Diagram, Per Unit (PU)System, Steady State Model of Synchronous Machine, Power Transformer, Transmission of Electrical Power, Representation of Loads.

MODULE-2

Symmetrical Fault Analysis: Introduction, Transient on transmission Line, Short Circuit of a Synchronous Machine (On No Load), Short Circuit of a Loaded Synchronous Machine, Illustrative simple examples on power systems. Selection of Circuit Breakers.

MODULE-3

Symmetrical Components: Introduction, Symmetrical Component Transformation, Phase Shift in Star-Delta Transformers, Sequence Impedances of Transmission Lines, Sequence Impedances and Sequence Network of Power System, Sequence Impedances and Networks of Synchronous Machine, Sequence Impedances of Transmission Lines, Sequence Impedances Transformers and Construction of Sequence Networks of a Power System.

MODULE-4Unsymmetrical Fault Analysis: Introduction, Symmetrical Component Analysis of
Unsymmetrical Faults, Single Line-To-Ground(LG)Fault, Line-To-Line(LL)Fault, Double Line-
To-Ground(LLG)Fault, Open Conductor Faults.

MODULE-5

Power System Stability: Introduction, Dynamics of a Synchronous Machine, Review of Power Angle Equation, Simple Systems, Steady State Stability, Transient Stability, Equal Area Criterion.

PRACTICAL COMPONENT OF IPCC

SI.NO	Experiments
1	Write a program to draw power angle curves for salient and non-salient pole synchronous
	machines, reluctance power, excitation, EMF and regulation.
2	Write a program to calculate Sag of a transmission line for
	i)Poles at equal height ii)Poles at unequal height
3	Write a program to determine the efficiency, Regulation, ABCD parameters for short and long transmission line and verify AD-BC=1.
4	Write a program to determine the efficiency, Regulation and ABCD parameters for medium transmission line for i) Π- configuration ii) T- Configuration and verify AD-BC=1.
5	Write a program to calculate sequence components of line voltages given the unbalanced phase voltages.
6	Write a program to calculate the sequence components of line currents, given the unbalanced
	phase currents in a three phase i) 3-wire system ii) 4 wire system.
7	Determination of fault currents and voltages in a single transmission line for
	i) Single Line to Ground Fault. ii)Line to Line Fault
	iii) Double Line to Ground Fault Using suitable simulating software package.
8	Determination of fault currents and voltages in a single transmission line for Three phase Fault
	Using suitable simulating software package.
9	Write a program to obtain critical disruptive voltage for various atmospheric and conductor conditions.
10	Write a program to evaluate transient stability of single machine connected to infinite bus.
2.	Course outcomes (Course Skill Set): At the end of the course, the student will be able to: Model the power system components &construct per unit impedance diagram of power system. Analyse three phase symmetrical faults on power system.
	Compute unbalanced phasors in terms of sequence components and vice versa, also develop sequence networks.
5.	Analyse various unsymmetrical faults on power system. Examine dynamics of synchronous machine and determine the power system stability.
	ment Details (both CIE and SEE) ightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The
minimu	m passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum
passing	mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if
he/she	secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal
Evaluat	ion) and SEE (Semester End Examination) taken together.
The IPC	C means the practical portion integrated with the theory of the course. CIE marks for the theory component
are 25 i	narks and that for the practical component is 25 marks.
CIE for	the theory component of the IPCC
• 25	marks for the theory component are split into 15 marks for two Internal Assessment Tests (Two Tests,
eac	h of 15 Marks with 01-hour duration, are to be conducted) and 10 marks for other assessment methods
me	ntioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after
	ering 85-90% of the syllabus.

- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' writeups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the

course (duration 03 hours)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Suggested Learning Resources:

Textbook

1. Modern Power System, D. P. Kothari, McGraw Hill, 4th Edition, 2011.

Reference Books

- 1. Elements of Power System, William D. Stevenson Jr, McGraw Hill, 4th Edition, 1982.
- 2. Power System Analysis and Design, J. Duncan Gloveretal, Cengage, 4th Edition, 2008.
- 3. Power System Analysis, Hadi Sadat, McGraw Hill,1stEdition,2002.

Web links and Video Lectures (e-Resources):

https://nptel.ac.in/courses/108104051

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Activity Based Learning, Quizzes, Seminars.

CHOICE BASED CREDIT SYSTEM (CBCS) SEMESTER-VI CONTROLSYSTEMS (PCC) Number of Lecture Hours/Week 03:02:00:00 Exam Hours 03 Total Number of Lecture Hours/Week 03:02:00:00 Exam Hours 03 Total Number of Lecture Hours S0 Exam Marks 50 Cordits-04 Cordits-04 Cordits-04 S0 (1) To analyze and model electrical and mechanical system using analogous systems. (2) To formulate transfer functions using block diagram and signal flow graphs. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems, Procedure for Deriving transfer functions, servomotors, gear trains. Revised Hoom's LRemembering, LUnderstanding, LAnalysing. Taxonow Level Module_2 Revised Hoom's LRemembering, LUnderstanding, LAnalysing. Taxonow Level Module_3 LRemembering, LUnderstanding, LApplying, LAnalysing. Revised Boom's LRemembering, LDiply			CSENGINEERING(EE	E)
CONTROLSYSTEMS (PCC) Subject Code BEB602 IA Marks 50 Number of Lecture Hours/Week 030200:00 Fxam Marks 50 Total Number of Lecture Hours 50 Exam Marks 50 Correst objectives: Credits-04 Credits-04 Correst objectives: (1)To analyze and model electrical and mechanical system using analogous systems. (2) To formulate transfer functions using block diagram and signal flow graphs. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems, Procedure for Deriving transfer function, Single input single ouput systems, Procedure for Deriving transfer function, Single input single ouput systems, Procedure for Deriving transfer function, Single input single ouput system, Procedure for Deriving transfer function, Single input single ouput systems, Procedure for block diagram reduction to find transfer function. Numerical. Revised Bloom is La-Remembering, La-Understanding, La-Applying, La-Analysing. Taxonony Level Module-3 Taxonony Level La-Remembering, La-Understanding, La-Analysing, La-Analysing.	CHOICE BASE			
Subject Code BEE602 IA Marks \$00 Number of Lecture Hours/Week 03:02:00:00 Exam Hours 0.3 Total Number of Lecture Hours \$0 Exam Marks 50 Cornse objectives: (1)To analyze the transfer functions using block diagram and signal flow graphs. (3) To analyze the transfer functions using block diagram and signal flow graphs. (3) To analyze the transfer functions using block diagram and signal flow graphs. (3) To analyze the transfer functions, using Nyquist plots, Design controller and compensator for a given specification. (3) To analyze the transfer function, classification of control systems. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Modeling of mechanical systems, Procedure for Deriving transfer functions, Single input single output systems, Procedure for Deriving transfer functions. Numerical Revised Bloom's L=-Remembering, L=-Understanding, L=-Applying, L=-Analysing. Numerical Module-3 Introduction of Block Diagram reduction to find transfer function. Numerical Signal flow graphs. (Adigram reduction to How graph age/sta, Numerical Revised Bloom's L=-Remembering, L=-Understanding, L=-Applying, L=-				
Total Number of Lecture Hours 50 Exam Marks 50 Course objectives: Credits-04 Credits-04 Credits-04 Course objectives: (1) To analyze and model electrical and mechanical system using analogous systems. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer function, Single input single output systems. Procedure for Deriving transfer functions. Transfer function, Single input single output systems, Procedure for Deriving transfer function, Single input single output systems, Procedure for Deriving transfer function, Single input single output systems, Procedure for Deriving transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph. Mason's gain flow graphs. Construction of signal flow graphs, definition of sour important terms, basic properties of signal flow graph. Mason's gain flow graphs. Constructical flow graphs, definition of sour important terms, basic properties of signal flow graph. Mason's gain flow graphs. A firme response of second order systems, time response of second order systems, Time response specifications, steady state errors and error constants. Approximation o	Subject Code			50
Credits-04 Course objectives: (1)To analyze and model electrical and mechanical system using analogous systems. (2) To formulate transfer functions using block diagram and signal flow graphs. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root lacus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, Single imput single output systems, Procedure for Deriving transfer function, Single imput single output systems, Procedure for Deriving transfer function, Single imput single output systems, Procedure for Deriving transfer function of signal flow graphs (Construction of signal flow graphs) (Editition of some important (trans, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-3 L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specification of south stability criterion to linear feedback systems, relative stability analysis. Numerical Revised Bloon's		03:02:00:00	Exam Hours	03
Course objectives: (1)To analyze and model electrical and mechanical system using analogous systems. (2) To formulate transfer functions using block diagram and signal flow graphs. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Procedure for Deriving transfer functions. Revormotors, gear trains. Revised Blom's LRemembering. LUnderstanding, L_3-Applying, LAnalysing. Taxinony Level Module-2 Block diagram: Elements of Block Diagram, Block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's LRemembering.L_2-Understanding.L_A-Applying.LAnalysing. Taxonomy Level Module-3 Module-3 LRemembering.L_2-Understanding.L_A-Applying, LAnalysing. Revised Bloom's LRemembering.L_2-Understanding.L_A-Applying, L_A-Analysing. Revised Bloom's L_2Understanding.L_A-Applying, L_A-Analysing.	Total Number of Lecture Hours	50	Exam Marks	50
(1)To analyze and model electrical and mechanical system using analogous systems. (2) To formulate transfer functions using block diagram and signal flow graphs. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (3) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer function, Single input single output system system clear for Deriving transfer functions, servomotors, gear trains. Revised Bloon's L -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Nodule-3 L -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bloon's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, stime response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of stability criterion to linear feedback systems, relative stability, analysis, Numerical Revised Bloon's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₂ -Mathematical of Rout stability criterion to linear feedback systems only. Rout Stability eriterion: BIBO stability, Necessary		Credits-04		
(2) To formulate transfer functions using block diagram and signal flow graphs. (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Noot locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer functions, gear trains. Revised Bloom's LRemembering, LUnderstanding, LApplying, LAnalysing. Taxonomy Level Hock diagram: Elements of Block Diagram, Block diagram of a closed loop system, Block diagram reduction techniques, procedure for block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graphs. L -Remembering,L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing. Taxonomy Level Time Domain Analysis: Introduction, Standard test signals, time response of first order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Nouth table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical Revised Bloom's LUnderstanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical Revised Bloom's L -Remembering, L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing. RavonomyLevel Nodule-3 Routh Stability and phase margin. Numerical	Course objectives:			
 (3) To analyze the transient and steady state time response. (4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer function, Single input single output systems, Procedure for Deriving transfer functions, servomotors, gear trains. Revised Bloom's LRemembering, LUnderstanding, L_A-Applying, LAnalysing. Taxonomy Level Module-3 Incoduction techniques, procedure for block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graph, Mason's gain formula, signal flow graph algebra. Numerical Revised Bloom's LRemembering, L_2-Understanding, L_A-Applying, LAnalysing. LRemembering, L_2-Understanding, L_A-Applying, LAnalysing. LRevised Bloom's K	(1)To analyze and model electrical and	mechanical system usin	ng analogous systems.	
(4) To illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system clearnical systems, Procedure for Deriving transfer functions. Single input single output systems, Procedure for Deriving transfer functions, servomotors, gear trains. Revised Bloom's LRemembering, L ₂ -Understanding, L ₇ -Applying, L ₄ -Analysing. Taxonomy Level Information of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloon's L_A-Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's LUnderstanding, L ₂ -Analysing, L ₆ -Evaluating. RevisedBloom's LConderstanding, L ₂ -Applying, L ₄ -Analysing, L ₆ -Evaluating. Routh Stabili	(2) To formulate transfer functions usin	ng block diagram and sig	gnal flow graphs.	
locus and Bode plots. (5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer function, Single input single output systems. Proceedure for Deriving transfer functions, servomotors, gear trains. Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonony Level Module-3 Inter Output: L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Revised Bom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Revised Bom's L ₁ -Revised Bom's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₃ -Applying, L ₄ -Analysing, L ₄ -A	(3) To analyze the transient and steady	state time response.		
(5) To discuss stability analysis using Nyquist plots, Design controller and compensator for a given specification. Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer functions, Single input single output systems. Procedure for Deriving transfer functions, servomotors, gear trains. Revised Blown's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Introduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph, algebra, Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₃ -Evaluating. TaxonomyLevel L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₃ -Second order systems with zero's.	(4) To illustrate the performance of a g	given system in time and	l frequency domains, stabi	lity analysis using Root
Module-1 Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer functions, single input single output systems, Procedure for Deriving transfer functions, servomotors, gear trains. Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-2 Block diagram: Elements of Block Diagram, Block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph. Mason's gain formula, signal flow graph algebra, Numerical Revised Bloon's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems with zero's. Rout Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloon's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₅ -Evaluating. TaxonomyLevel L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₅ -Evaluating. Rout locus: Introduction, root locus concepts, constru	locus and Bode plots.			
Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer function, Single input single output systems, Procedure for Deriving transfer functions, servomotors, gear trains. Revised Bioom's LRemembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-2 Block diagram: Elements of Block Diagram, Block diagram of a closed loop system, Block diagram reduction techniques, procedure for block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₈ -Evaluating. TaxonomyLevel Module-4	(5) To discuss stability analysis using N	Nyquist plots, Design co	ntroller and compensator f	for a given specification.
Introduction to control systems: Introduction, classification of control systems. Mathematical models of physical systems: Modeling of mechanical system elements, electrical systems, Analogous systems, Transfer function, Single input single output systems, Procedure for Deriving transfer functions, servomotors, gear trains. Revised Bioom's LRemembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-2 Block diagram: Elements of Block Diagram, Block diagram of a closed loop system, Block diagram reduction techniques, procedure for block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₃ -Evaluating. TaxonomyLevel Module-4 Not locus : Introduction, root locus concepts, construction of root loci, rules for the				
Mathematical models of physical systems; Modeling of mechanical system; Procedure for Deriving transfer functions, servemotors, gear trains. Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-3 Block diagram: Elements of Block Diagram, Block diagram of a closed loop system, Block diagram reduction techniques, procedure for block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra. Numerical Revised Bloom's L ₁ -Remembering,L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing. Taxonomy Level Module-3 Module-3 Torneo Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₃ -Evaluating. Taxonomy Level Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain an		duction alagaification	of control systems	
systems, Analogous systems, Transfer function, Single input single output systems, Procedure for Deriving transfer functions, servomotors, gear trains. Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-2 Block diagram: Elements of Block Diagram, Block diagram of a closed loop system, Block diagram reduction techniques, procedure for block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph. Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₅ -Evaluating. RevisedBloom's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₆ -Evaluating. Frequency domain analysis: Introduction, Co-relation between time and frequency response- ²⁰ order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-5 Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase- Lag Compensator, Lead-Lag Compensator, Proportional controller, Deriv				lectrical
Deriving transfer functions, servomotors, gear trains. Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Block diagram: Elements of Block Diagram, Block diagram of a closed loop system, Block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing, L ₅ -Evaluating. Taxonomy Level Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of gain margin and phase margin. Numerical RevisedBloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. 2 ^{mo} order systems only. Boot locus factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Re				
Revised Bloom's Taxonomy Level L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. Module-2 Block diagram: Elements of Block Diagram, Block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, signal flow graphs, definition of some important terms, basic properties of signal flow graphs. Construction of Signal flow graphs, definition of some important terms, basic properties of signal flow graph. Jac-Understanding, L ₃ Applying, L ₄ Analysing. Revised Bloom's Taxonomy Level L ₁ -Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems. Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Roth Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L ₂ Understanding, L ₃ Applying, L ₄ Analysing, L ₅ Evaluating. Module-3 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical RevisedBloom's TaxonomyLevel L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. Module-3			ingle output systems, 110ed	
Taxonomy Level Image: Construction of the construction to linear feedback systems, relative stability, necessary conditions for stability criterion to linear feedback systems, relative stability analysis. Numerical Revised Bloom's Important construction of the construction of root locus. Numerical Revised Bloom's Important construction, Co-relation between time and frequency response-2 ^{the} order systems only. Bode plots: Basic factors (iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Important construction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator, Phose-Lag Compensator, Phase-Lag Compensator, Lead-Lag Compensator, Proportional controller, Derivative controller, Integral controller, PI Controller, PI Controller, PI Controller,			-Applying La-Analysing	
Module-2 Block diagram: Elements of Block Diagram, Block diagram of a closed loop system, Block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's Taxonomy Level L ₁ -Remembering,L ₂ Understanding,L ₃ Applying,L ₄ Analysing. Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Rotificulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. Module-4 RevisedBloom's L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. RevisedBloom's TaxonomyLevel L ₂ -Understanding,L ₃ -Applying, L ₄ -Analysing,L ₆ -Evaluating. Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse-2 ^{2m5} order systems only. Bode plots; Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. <t< td=""><td></td><td>, E₂ Onderstanding, E₃</td><td>rippiying, L4 marysing.</td><td></td></t<>		, E ₂ Onderstanding, E ₃	rippiying, L4 marysing.	
reduction techniques, procedure for block diagram reduction to find transfer function. Numerical. Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's Taxonomy Level L ₁ Remembering,L ₂ Understanding,L ₃ Applying,L ₄ Analysing. Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems. Time response of second order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L ₂ Understanding,L ₃ Applying,L ₄ Analysing,L ₅ Evaluating. RevisedBloom's L ₂ Understanding,L ₃ Applying,L ₄ Analysing,L ₅ -Evaluating. RevisedBloom's L ₂ Understanding,L ₃ Applying,L ₄ Analysing,L ₅ -Evaluating. RevisedBloom's L ₂ Understanding,L ₃ Applying,L ₄ Analysing,L ₅ -Evaluating. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering, L ₂ Understanding, L ₃ Applying, L ₄ Analysing. RevisedBloom's L ₁ Remembering,				
Signal flow graphs: Construction of signal flow graphs, definition of some important terms, basic properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's L ₁ -Remembering,L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing. Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloon's L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. TaxonomyLevel L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse-2 ^{and} order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. State space Model. Coureples and Controllers: Introduction, Phase-L	Block diagram: Elements of Block Di	agram, Block diagram o	of a closed loop system, Bl	ock diagram
properties of signal flow graph, Mason's gain formula, signal flow graph algebra, Numerical Revised Bloom's Taxonomy Level L ₁ -Remembering,L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing. Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse-2 ^{mon} order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-5 Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PD Controller, PD Controller, ID Controller, State Space Model, State Transition Matrix and its Properties, Solution of state equation. <td></td> <td></td> <td></td> <td></td>				
Revised Bloom's Taxonomy Level L ₁ -Remembering,L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing. Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. Module-4 Frequency domain analysis: Introduction, co-relation between time and frequencyresponse- 2 nd order systems only. Bod plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-5 Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase- Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PI Controller, State Space Model, State Transition Matrix and its Properties, Solution of state equation. KevisedBloom's Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing.				
Taxonomy Level Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems. Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L2–Understanding,L3–Applying,L4–Analysing,L5–Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse–2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase	properties of signal flow graph, Mason	's gain formula, signal f	low graph algebra, Numer	rical
Module-3 Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L2–Understanding,L3–Applying,L4–Analysing,L5–Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse–2 ^{md} order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Peropertional controller, Derivative controller, Integral controller, PI Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Tansfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing. <td></td> <td>,L₂–Understanding,L₃–</td> <td>Applying,L₄–Analysing.</td> <td></td>		,L ₂ –Understanding,L ₃ –	Applying,L ₄ –Analysing.	
Time Domain Analysis: Introduction, Standard test signals, time response of first order systems, time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L2-Understanding,L3-Applying,L4-Analysing,L5-Evaluating. Module-4 Improvementation of courd provide the construction of root locus, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse-2 ^{monder} systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PID Controller, PID Controller, State variable and State model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.	Taxonomy Level			
time response of second order systems, Time response specifications, steady state errors and error constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L2–Understanding,L3–Applying,L4–Analysing,L5–Evaluating. Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse–2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing. Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PID Controller, PID Controller, State space Model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its properties, Solution of state equation. RevisedBloom's L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing.				
constants, Approximation of higher order systems and step response of second order systems with zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L ₂ -Understanding,L ₃ -Applying,L ₄ -Analysing,L ₅ -Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequency response-2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-5 Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PID Controller, PID Controller, State space model. Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing.				
zero's. Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's L2-Understanding,L3-Applying,L4-Analysing,L3-Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse-2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PID Controller, PID Controller, State space model. Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.				
Routh Stability criterion: BIBO stability, Necessary conditions for stability, Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L2-Understanding,L3-Applying,L4-Analysing,L5-Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse-2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical RevisedBloom's Taxonomy Level L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing. Module-5 Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PI Controller, PI Controller, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.		der systems and step r	esponse of second order s	ystems with
criterion, difficulties in formulation of Routh table, application of Routh stability criterion to linear feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse– 2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase- Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller, State space model - Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing.		tability Necessary cor	ditions for stability Ro	uth stability
feedback systems, relative stability analysis. Numerical RevisedBloom's TaxonomyLevel L2–Understanding,L3–Applying,L4–Analysing,L5–Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse– 2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing. Module-5 Introduction, Phase-Lead Compensator, Phase- Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing.				
RevisedBloom's TaxonomyLevel L2-Understanding,L3-Applying,L4-Analysing,L5-Evaluating. Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse- 2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PID Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.			in of Roadin Stability effect	ion to inicul
TaxonomyLevel Module-4 Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse–2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PID Controller, PID Controller, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing.			vsing.L ₅ –Evaluating.	
Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse– 2^{nd} order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing.		,,,	,8,,8.	
Root locus : Introduction, root locus concepts, construction of root loci, rules for the construction of root locus. Numerical Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse– 2^{nd} order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing.				
root locus. NumericalFrequency domain analysis: Introduction, Co-relation between time and frequencyresponse- 2^{nd} order systems only.Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. NumericalRevised Blom's Taxonomy Level L_1 -Remembering, L_2 -Understanding, L_3 -Applying, L_4 -Analysing.Module-5Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase- Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solutior of state equation.Keite Space Model, La-Analysing.RevisedBloom'sL1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.L4-Analysing.		oncents construction of	root loci rules for the con	struction of
Frequency domain analysis: Introduction, Co-relation between time and frequencyresponse– 2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's Taxonomy Level L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing.		oncepts, construction of	root loci, fuies for the con	
2 nd order systems only. Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-5 Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing.		ction. Co-relation betwe	en time and frequencyresr	oonse-
Bode plots: Basic factors G(iw)/H(jw), General procedure for constructing Bode plots, computation of gain margin and phase margin. Numerical Revised Bloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-5 Control Systems - Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing.				
Revised Bloom's Taxonomy Level L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing. Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing.		, General procedure for	constructing Bode plots, c	omputation
Taxonomy Level Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PID Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L1–Remembering, L2–Understanding, L3–Applying, L4–Analysing.	of gain margin and phase margin. Num	nerical		
Module-5 Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation. RevisedBloom's L ₁ –Remembering, L ₂ –Understanding, L ₃ –Applying, L ₄ –Analysing.		, L2–Understanding, L3–	Applying, L ₄ –Analysing.	
Control Systems – Compensators and Controllers: Introduction, Phase-Lead Compensator, Phase-Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller, State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation.RevisedBloom'sL1–Remembering, L2–Understanding, L3–Applying, L4–Analysing.	-			
Lag Compensator, Lead-Lag Compensator. Proportional controller, Derivative controller, Integral controller, PD Controller, PI Controller, PID Controller,State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation.RevisedBloom'sL1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.				
controller, PI Controller, PID Controller,State space model- Concepts of State, State variable and State model, State Model for linearcontinuous time systems, Transfer Function from State Space Model, State Transition Matrix and itsProperties, Solution of state equation.RevisedBloom'sL1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.				
State space model- Concepts of State, State variable and State model, State Model for linear continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation.RevisedBloom'sL1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.			oller, Derivative controller	, Integral
continuous time systems, Transfer Function from State Space Model, State Transition Matrix and its Properties, Solution of state equation.RevisedBloom'sL1-Remembering, L2-Understanding, L3-Applying, L4-Analysing.			model Ctata M. 1.1.C. P	
Properties, Solution of state equation. RevisedBloom's L ₁ -Remembering, L ₂ -Understanding, L ₃ -Applying, L ₄ -Analysing.				
RevisedBloom's L_1 -Remembering, L_2 -Understanding, L_3 -Applying, L_4 -Analysing.		cuon nom state space	viouel, state Transition Ma	
		. L ₂ –Understanding L ₂ -	-Applying, L ₄ -Analysing	
			11 2 0/ 1 0/ 10/ 00	

Course out comes:

At the end of the course the student will be able to:

- 1. Analyze and model electrical and mechanical system using analogous.
- 2. Formulate transfer functions using block diagram and signal flow graphs.
- 3. Analyze the stability of control system, ability to determine transient and steady state time response.
- 4. Illustrate the performance of a given system in time and frequency domains, stability analysis using Root locus and Bode plots.
- 5. Discuss controllers and various compensators.

Graduate Attributes (As per NBA)

Engineering Knowledge, Problem analysis, Modern Tool Usage, Life-long learning.

Question paper pattern:

- The question paper will have ten full questions carrying equal marks. Each full question consisting of 20 marks.
- There will be two full questions from each module.
- Each full question will have sub question covering all the topics under a module.
- The students will have to answer five full questions, selecting one full question from each module.

Text	book			
1	Control Systems	Anand Kumar	PHI	2 nd Edition,2014
Refe	rence Books			
1	Automatic Control Systems	Farid Golnaraghi, Benjamin C.Kuo	Wiley	9 th Edition,2010
2	Control Systems Engineering	Norman S.Nise	Wiley	4 th Edition,2004
3	Modern Control Systems	Richard C D orfetal	Pearson	11 th Edition,2008
4	Control Systems, Principles and Design	M.Gopal	McGawHill	4 th Edition,2012
5	Control Systems Engineering	S.Salivahananetal	Pearson	1 st Edition,2015
l				

Medium Voltage S	ubstation Design	Semester	VI
Course Code	BEE613A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	The	orv	

Course objectives:

- Explain the concepts behind substation engineering and design.
- Demonstrate how to prepare and read SLD for substation.
- Demonstrate how to size and select LV and HV equipment's for power distribution, protection and switchgear.
- Formulate and analyze erection key diagram, layout preparation and necessary sectional clearance in substation installation.
- Assess multi-disciplinary approach in substation erection.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Chalk and Talk,
- 2. Discussion and Q & A
- 3. Quizzes
- 4. Videos and E –resources
- 5. Substation Visits etc

Module-1

Substation Basics

Substation Introduction and Classifications, Busbar Types in Outdoor Switchyard, Outdoor /Indoor Substation - Auxiliary Equipment in a Substation, Standards and Practices, Factors Influencing Substation Design -Different factors like Altitude, Ambient Temperature etc. with animation, Selection of Dielectric Strength for Electrical Equipment with animation on creepage distance, Testing of Electrical Equipment, Concepts of Single Line Diagram.

Module-2

Transformers and Switchgears

Classification of Transformers with a practical overview, Transformer Percentage Impedance and Losses, Construction including busbar arrangement and safety features, Classifications of MV Switchgear and Key Design Parameters, MV Switchgear Construction, LV Compartment, Security Interlocks & General Arrangement, Control Circuit Components - Control Relays, Time Delay Relays & Latched Relays), Control Scheme Basics, Trip Lockout, TCS and Antipumping Circuits, Logic Schemes.

Module-3

Protection and Station Auxiliary equipment and Digital Substation

Power System Network, Protection System, Overcurrent and Earth Fault, Overcurrent and Earth Fault – Coordination. Distribution Feeder Protection, Transformer – Unit/Main Protection, Transformer Protection, Familiarization of NUMERICAL Relays, Diesel Generator System, Instrument transformers (CT), Basics of AC/DC Auxiliary Power System & Sizing of Aux. Transformer, DC System Components, Battery Sizing & charger Sizing, DG Set Classification, and sizing. Evolution of Substation Automation, Communication System Fundamentals, Substation Automation System: DI, DO, AI, AO, Remote Terminal Unit –

RTU, Substation Automation Requirements - Time Synchronizing, HMI, SCADA.

Module-4

Cabling System & Illumination, Outdoor SS Layout engineering, Erection Key Diagram, Earthing and Lighting Protection

LV Cables - Power & Control, MV Cables, Methods for Cable Installation, Practical aspects of Cable Sizing, Cable Glands, Lugs, and their Accessories, Types and Classifications of Surge Arresters, Characteristics of Surge Arresters, Illumination System Design, Equipment Layout engineering aspects for Outdoor Substation and related calculations and guide lines, Basics of Outdoor Air Insulated Substation up to 33 kV - Statutory Clearances, Practical approach to Cable routing layout for Outdoor S/S, Practical approach to Erection Key Diagram (EKD) for outdoor switchyard, Importance and Types of Earthing, Earthing Design, Types of Earthing Material, Lightning Protection.

Module-5

MV substation Civil design, Fire Protection, HVAC, Maintenance and Safety

Transformer Foundation, Fire Wall, and Fire Rated Doors, Civil & Structural Engineering - MV SS, Fire Detection & Alarm System and Fire Suppression System, Heating, Ventilation and Airconditioning (HVAC) for Substation, Need for Maintenance of a Substation & schedule, Electrical Safety Rules, Standard Operating Procedures.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the key concepts of design, construction, operation, and maintenance of electrical substations.
- 2. Develop design calculations in substation engineering such as earth-mat, lightning protection, earthing, lighting, and cable sizing.
- 3. Develop design calculation for sizing of power transformers, diesel generator.
- 4. Select LV and HV equipment's in substation for power distribution, protection, and switchgear.
- 5. Explain Electrical Safety Rules, SOPs.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

- 1. Partap Singh Satnam, P.V. Gupta, "Sub-station Design and Equipment", Dhanpat Rai Publications, 1 st Edition, 2013
- 2. Sunil S. Rao, "Switchgear Protection and Power Systems (Theory, Practice & Solved Problems)", Khanna Publications, 14th Edition, 2019.
- 3. Electrical substation and engineering & practice by S. Rao, Khanna Publishers 2015
- 4. McDonald John D, "Electric Power Substations Engineering," CRC Press, 3 rd. Edition, 2012

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• .

•

Course Code BEE613B CIE Marks Teaching Hours/Week (L:T:P: S) 3:0:0:0 SEE Marks Total Morrs 03 Exam Hours Examination nature (SEE) 03 Exam Hours Course objectives: To teach students To teach students · Introductory topics of Embedded System design · · Introduction of Embedded System Software and Hardware development · · RTOS based Embedded System design · Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various coutcomes. . These are sample Strategies, which teacher can use to accelerate the attainment of course outcomes. . . Lecturer method (L) does not mean only the traditional lecture method, but a different teaching method may be adopted to develop the outcomes. . . Show Uideo/animation films to explain the functioning of various analog and digital . . Adopt Problem Based Learning (PBL), which fosters students 'Analytical skills, dev thinking skills such as the ability to evaluate, generalize, and analyse information rath simply recall it. 4. 4. Show the different ways to solve the same problem and encourag	este	ester		VI
Total Mours of Pedagogy 40 Total Marks Credits 03 Exam Hours Examination nature (SEE) Theory Course objectives: To teach students • Introductory topics of Embedded System design • Characteristics & attributes of Embedded System • Introduction of Embedded System Software and Hardware development • RTOS based Embedded system design Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various coutcomes. These are sample Strategies, which teacher can use to accelerate the attainment of course outcomes and make Teaching –Learning more effective 1. 1. Lecturer method (L) does not mean only the traditional lecture method, but a differe teaching method may be adopted to develop the outcomes. 3. Adopt Problem Based Learning (PEL), which fosters students' Analytical skills, dev thinking skills such as the ability to evaluate, generalize, and analyse information rath simply recall it. 4. Show the different ways to solve thes ame problem and encourage the students to with their own creative ways to solve them. 5. Discuss how every concept can be applied to the real world - and when that's poss helps improve the students' understanding Module-1 Introduction: Embedded Systems and general purpose computer systems, history, classi	Marl	/larks		50
Credits 03 Exam Hours Examination nature (SEE) Theory Course objectives: To teach students Introductory topics of Embedded System design Characteristics & attributes of Embedded System Introduction of Embedded System Software and Hardware development RTOS based Embedded system design Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various co outcomes. These are sample Strategies, which teacher can use to accelerate the attainment of course outcomes and make Teaching –Learning more effective Lecturer method (L) does not mean only the traditional lecture method, but a differe teaching method may be adopted to develop the outcomes. Show Video/animation films to explain the functioning of various analog and digital A dopt Problem Based Learning (PBL), which fosters students' Analytical skills, dev thinking skills such as the ability to evaluate, generalize, and analyse information rath simply recall it. Show the different ways to solve thes Toteath the additional eccurre systems, history, classifications, applications and general purpose computer systems, history, classifications, applications and purpose of embe				50
Examination nature (SEE) Theory Course objectives: To teach students Introductory topics of Embedded System design • Introduction of Embedded System Software and Hardware development Introduction of Embedded System Software and Hardware development • RTOS based Embedded System design Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various contromes. . These are sample Strategies, which teacher can use to accelerate the attainment of course outcomes. . Lecturer method (L) does not mean only the traditional lecture method, but a different teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various analog and digital 3. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develoing the all it. 4. Show the different ways to solve the same problem and encourage the students to with their own creative ways to solve the same problem and encourage the students to solve them. 5. Discuss how every concept can be applied to the real world - and when that's poss helps improve the students' understanding Module-1 Introduction: Embedded Systems and general purpose computer systems, history, classifications, applications and purposes of embedded systems (Chapter 1 – Text 1) Core of Embedded Systems: Microprocessors and microcontrollers, RISC and CISC controllers, Big endian and Little endian processor, Application specific C.s. Progran l				100
Course objectives: To teach students Introductory topics of Embedded System design Characteristics & attributes of Embedded System Introduction of Embedded System Software and Hardware development RTOS based Embedded system design Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various coutcomes. These are sample Strategies, which teacher can use to accelerate the attainment of course outcomes and make Teaching –Learning more effective 1. Lecturer method (L) does not mean only the traditional lecture method, but a different teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various analog and digital 3. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develoa thinking skills such as the ability to evaluate, generalize, and analyse information rath simply recall it. 4. Show the different ways to solve the same problem and encourage the students to with their own creative ways to solve them. 5. Discuss how every concept can be applied to the real world - and when that's poss helps improve the students' understanding Introduction: Embedded Systems and general purpose computer systems, history, classifications, applications and purpose of embedded systems (Chapter 1 – Text 1) Core of Embedded Systems: Characteristics, Operatic nonoperational quality attributes of embedded systems: Characteristics, Operat	n Ho	n Hours		03
Module-1 Introduction: Embedded Systems and general purpose computer systems, history, classifications, applications and purpose of embedded systems (Chapter 1 – Text 1) Core of Embedded Systems : Microprocessors and microcontrollers, RISC and CISC controllers, Big endian and Little endian processors, Application specific ICs, Program logic devices, COTS, sensors and actuators, communication interface, embedded firr other system components, PCB and passive components (Chapter 2 – Text 1) Module-2 Characteristics and quality attributes of embedded systems: Characteristics, Operation onoperational quality attributes, application specific embedded system - washing ma domain specific – automotive (Chapter 3 & 4 – Text 1) Module-3 Hardware Software Co design and Program Modelling : Fundamental issues in Hardw Software Co-design, Computational models in Embedded System Design (Chapter 7 7.1, 7.2) Embedded Hardware Design and Development: Analog Electronic Components, Digi Electronic Components, VLSI & Integrated Circuit Design, Electronic Design Automatication and the state of the sta	mei a d d di kills tion den	ment of a differ d digital cills, dev cion rath dents to	the va ent typ l circui velop ner tha	be of its. an e up
Introduction: Embedded Systems and general purpose computer systems, history, classifications, applications and purpose of embedded systems (Chapter 1 – Text 1) Core of Embedded Systems : Microprocessors and microcontrollers, RISC and CISC controllers, Big endian and Little endian processors, Application specific ICs, Progran logic devices, COTS, sensors and actuators, communication interface, embedded firr other system components, PCB and passive components (Chapter 2 – Text 1) Module-2 Characteristics and quality attributes of embedded systems: Characteristics, Operation nonoperational quality attributes, application specific embedded system - washing madomain specific – automotive (Chapter 3 & 4 – Text 1) Module-3 Hardware Software Co design and Program Modelling : Fundamental issues in Hardw Software Co-design, Computational models in Embedded System Design (Chapter 7 7.1, 7.2) Embedded Hardware Design and Development: Analog Electronic Components, Digi Electronic Components, VLSI & Integrated Circuit Design, Electronic Design Automat				
Characteristics and quality attributes of embedded systems: Characteristics, Operation nonoperational quality attributes, application specific embedded system - washing ma domain specific – automotive (Chapter 3 & 4 – Text 1) <u>Module-3</u> Hardware Software Co design and Program Modelling : Fundamental issues in Hardw Software Co-design, Computational models in Embedded System Design (Chapter 7 7.1, 7.2) Embedded Hardware Design and Development: Analog Electronic Components, Digi Electronic Components, VLSI & Integrated Circuit Design, Electronic Design Automat	Tex nd C Pro dde	Text 1) d CISC Prograr dded firr	; nmabl	
Characteristics and quality attributes of embedded systems: Characteristics, Operation nonoperational quality attributes, application specific embedded system - washing ma domain specific – automotive (Chapter 3 & 4 – Text 1) <u>Module-3</u> Hardware Software Co design and Program Modelling : Fundamental issues in Hardw Software Co-design, Computational models in Embedded System Design (Chapter 7 7.1, 7.2) Embedded Hardware Design and Development: Analog Electronic Components, Digi Electronic Components, VLSI & Integrated Circuit Design, Electronic Design Automat				
Hardware Software Co design and Program Modelling : Fundamental issues in Hardw Software Co-design, Computational models in Embedded System Design (Chapter 7 7.1, 7.2) Embedded Hardware Design and Development: Analog Electronic Components, Digi Electronic Components, VLSI & Integrated Circuit Design, Electronic Design Automat		•		
Software Co-design, Computational models in Embedded System Design (Chapter 7 7.1, 7.2) Embedded Hardware Design and Development: Analog Electronic Components, Digi Electronic Components, VLSI & Integrated Circuit Design, Electronic Design Automat				
(Chapter 8 – Text 1: 8.1, 8.2, 8.3, 8.4)	napt nts,	napter 7 hts, Digi	′ – Tex ital	
Module-4				

Module-5

Real-time Operating System(RTOS) based Embedded System Design: Operating System basics, Types of Operating Systems, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling (Chapter 10 – Text 1: 10.1 to 10.5)

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain characteristics of Embedded System design
- 2. Acquire knowledge about basic concepts of circuit emulators, debugging and RTOS
- 3. Analyse embedded system software and hardware requirements
- 4. Develop programming skills in embedded systems for various applications
- 5. Design basic embedded system for real time applications

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

1. Shibu K V, "Introduction to Embedded Systems", Second Edition, McGraw Hill Education

. NPTL Lectures: https://nptel.ac.in/courses/108102045

• Embedded Systems, IIT Delhi, Prof. Santanu Chaudhary

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning To design a simple Embedded System like simple remote

 $\cdot\,$ To demonstrate simple microcontroller based experiments like LED interfacing, LCD interfacing, DAC etc

FACTS AND HVDC	TRANSMISSION	Semester	VI
Course Code	BEE613C	CIE Marks	50
Teaching Hours/Week(L:T:P:S)	(3:0:0)	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theo	ory	
 capability, dynamic stability parameters. To explain the basic concepts, technology. To describe shunt controller reactive power in the transmic capability. To describe series Control Synchronous Series Compensator To explain advantages of 1 system. To describe the basic compondemanded by the converter. 	connections, flow of Power in a considerations of a transmission definitions of flexible ac transmission rs, Static Var Compensator an assion system in enhancing the lers Thyristor-Controlled Series (SSSC) for control of the transmiss HVDC power transmission, over nents of a converter, the methods (VDC systems, commutation failure estructions) achers can use to accelerate the be only traditional lecture methors in the outcomes. functioning of various concepts. arning) Learning in the class. er Thinking) questions in the class BL), which fosters students' Anal- n, evaluate, generalize, and anal- esentations. the same problem with differe in creative ways to solve them.	an AC System, limits of on interconnection and o ion systems and benefits fr d Static Compensator for e controllability and pow Capacitor (TCSC) and ssion line current. erview and organization a for compensating the read of, control functions. e attainment of the varie od, but alternative effective ss, which promotes critical lytical skills, develop design lyse information rather the ent circuits/logic and enc	controllat rom FAC or injecti ver transi the Sta of HVI ctive pow ous cour ous cour ve teachi l thinkin gn thinki han simp ourage t
the students' understanding.			
	Module-1		
FACTS Concept and General S	-		
Flow of Power in an AC System			
and Dynamic Stability Consider	ations of a Transmission	n Interconnection, I	Relative
Importance of Controllable Par	ameters, Basic Types of	FACTS Controllers,	Brief
Description and Definitions of	FACTS Controllers, Check	list of Possible Benefi	ts from
FACTS Technology, In Perspective:			
	Module-2		
Static Shunt Compensators: Ob		neation - Midmoint	Voltage
-	• •	-	-
Regulation for Line Segmentation,	e	11	e
Instability, Improvement of Transi	•		
-Thyristor controlled Reactor (Te	CR) and Thyristor Switche	ed Reactor (TSR), T	hyristor
Switched Capacitor (TSC).Operati	on of Single Phase TSC	– TSR. Switching Co	onverte
Type Ver Constants Desis Operation	Ũ	e	

Type Var Generators, Basic Operating Principles, Basic Control Approaches.

Static VAR Compensators: SVC and STATCOM, the Regulation Slope. Comparison between STATCOM and SVC, V –I and V –Q Characteristics, Transient stability, Response Time.

Module-3

Static Series Compensators: Objectives of Series Compensation, Concept of Series Capacitive Compensation, Voltage Stability, Improvement of Transient Stability. GTO Thyristor-Controlled Series Capacitor, Thyristor-Switched Series Capacitor, Thyristor-Controlled Series Capacitor, The Static synchronous Series Compensator, Transmitted Power Versus Transmission Angle Characteristic.

Module-4

Development of HVDC Technology: Introduction, Advantages of HVDC Systems, HVDC System Costs, Overview and Organization of HVDC Systems, HVDC Characteristics and Economic Aspects. Power Conversion: 3-Phase Converter, 3-Phase Full Bridge Converter, 12-Pulse Converter.

Module-5

Control of HVDC Converter and System: Converter Control for an HVDC System, Commutation Failure, HVDC Control and Design, HVDC Control Functions, Reactive Power and Voltage Stability.

Course outcome(Course Skill Set)

At the end of the course, the student will be able to :

- 1. Explain the basic concepts, definitions of flexible ac transmission systems and benefits from FACTS technology.
- 2. Describe shunt controllers, Static Var Compensator and Static Compensator for injecting reactive power in the transmission system in enhancing the controllability and power transfer capability.
- 3. Describe series Controllers Thyristor-Controlled Series Capacitor (TCSC) and the Static Synchronous Series Compensator (SSSC) for control of the transmission line current.
- 4. Explain advantages of HVDC power transmission, overview and organization of HVDC system.
- 5. Explain converter control for HVDC systems, commutation failure, control.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

- 1. Understanding FACTS: Concepts and Technology of Flexible AC Transmission Systems Narain G Hingorani, Laszlo Gyugyi, Wiley 1st Edition, 2000
- 2. HVDC Transmission: Power Conversion Applications in Power Systems, Chan-Ki Kim et al, Wiley, 1st Edition, 2009
- 3. Thyristor Based FACTS Controllers for Electrical Transmission Systems , R. Mohan Mathur, Rajiv K. Varma, Wiley, 1st Edition, 2002

Web links and Video Lectures (e-Resources):

• Courses available through NPTEL. -website: nptel.ac.in

Activity Based Learning (Suggested Activities in Class)/Practical Based learning

- Quiz
- Group discussion

Electric Motor and Driv	e Systems for Electric Vehicles	Semester	VI
Course Code	BEE613D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	
Examination type (SEE)	Theory		

Course objectives:

Course Objectives : The objective of this course is to make the student

1. Understand the concept of electric vehicles technology

- 2. Gain knowledge on power requirement of EV
- 3. Know the performance and control of various motors for EVs

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- 1. Lecturer method (L) needs not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.
- 2. Use of Video/Animation to explain functioning of various concepts.
- 3. Encourage collaborative (Group Learning) Learning in the class.
- 4. Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyse information rather than simply recall it.
- 6. Introduce Topics in manifold representations.
- 7. Show the different ways to solve the same problem with different circuits/logic and encourage the students to come up with their own creative ways to solve them.

Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

Module-1

Introduction -History of Electric and Hybrid Electric Vehicles.

Vehicle Fundamentals-General Description of Vehicle Movement, Power Train Tractive Effort and Vehicle Speed.

Vehicle Performance –Maximum Speed of a Vehicle , Gradeability, Acceleration Performance ,Braking Performance , Braking Force , Braking Distribution on Front and Rear Axles

Module-2

Electric Vehicles:

Configurations of Electric Vehicles, Performance of Electric Vehicles, Traction Motor Characteristics, Tractive Effort and Transmission Requirement, Vehicle Performance, Energy Consumption.

Module-3

DC Motor Drives:

Operating principle, Speed characteristics of DC motors, Combined Armature Voltage and Field Control, Chopper Control of DC Motors.

Control Methods- Two-Quadrant Control -Single Chopper with a Reverse Switch, Class C Two-Quadrant Chopper, Four-Quadrant control.

Module-4

Induction Motor Drives:

Basic Operation Principles of Induction Motors , Steady-State Performance Constant v/f Control, Power Electronic Control.

Field Orientation Control(FOC): Principles of FOC.

Control methods- Direction Rotor Flux control, Indirect Rotor Flux control, Voltage Source Inverter control - Voltage Control, Current Control.

Module-5

BLDC Motor Drives:

BLDC Machine Construction and Classification, Performance Analysis, Control of BLDC Motor Drives.

Control Techniques - Methods Using Observers, Methods Using Back EMF Sensing. Switched Reluctance Motor Drives (SRM)-Basic Magnetic Structure, Torque Production, Methods of Control -Phase Flux Linkage Method, Mutually Induced Voltage Method, Observer-Based Method, Self-Tuning Using an Artificial Neural Network.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

1.Explain the Fundamental and Performance of EV

2. Understand the Characteristics of motor control and energy consumption for EV operation

3. Analyse the Power electronics and sensors in DC motor electric vehicles.

4. Design and Analyse the induction motor drives and discuss methods for controlling them.

5. Comprehend the construction, working principle and control of BLDC and SRM motors.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Text Books

1. Modern Electric, Hybrid Electric, and Fuel Cell Vehicles.

Fundamentals, Theory, and Design by Mehrdad Ehsani, Yimin Gao, Sebastien E. Gay, Ali Emadi, CRC Press, 2004.

1. Electric and Hybrid Vehicles Design Fundamentals Third Edition Iqbal Husain, CRC Press **Reference Books:**

1. Hybrid ElectricVehicles, Principles And ApplicationsWith Practical Perspectives by Chris Mi , M. Abul Masrur, David Wenzhong Gao John Wiley & Sons, 2011.

2 Electric and Hybrid Vehicles, .T. Denton, Routledge, 2016.

3. Permanent Magnet Synchronous and Brushless DC Motor Drives , R Krishnan, CRC Press

4. Switched Reluctance Motor Drives, Berker B., James W. J. & A. Emadi, CRC Press

Web links and Video Lectures (e-Resources):

NPTEL courses – eMobility and Electric Vehicle Engineering

https://archive.nptel.ac.in/courses/108/106/108106182

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning Quizzes, Seminars, visit EV manufacturing industry

Iltilization	n of Electric Power	Semester	VI
Course Code	BEE654A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theo	ory	
Course objectives:			
(1) To discuss electric heating, air			
	, extraction and refining of metals and e	-	
(3) To explain the terminology of	f illumination, laws of illumination, co	nstruction and working of	of electric
lamps.			
(4) To explain design of interior a	nd exterior lighting systems- illumination	on levels for various purp	oses light
fittings- factory lighting- flood	lighting-street lighting		
(5) To discuss systems of electric	traction, speed time curves and mechan	ics of train movement.	
(6) To discuss motors used for ele	ctric traction and their control.		
(7) To discuss braking of electric r	notors, traction systems and power sup	ply and other traction sys	stems.
(8) To Give awareness of technolo	gy of electric and hybrid electric vehicle	es.	
Teaching-Learning Process (Gene	eral Instructions)		
These are sample Strategies, which	ch teachers can use to accelerate the	attainment of the vario	us course
outcomes.			
1 Lecturer method (L) needs not	to be only traditional lecture method,	, but alternative effective	e teaching
methods could be adopted to att	ain the outcomes.		
2 Use of Video/Animation to expla	in functioning of various concepts.		
3 Encourage collaborative (Group	Learning) Learning in the class.		
4 Ask at least three HOT (Higher o	rder Thinking) questions in the class, w	hich promotes critical thi	nking.
5 Adopt Problem Based Learning	(PBL), which fosters students' Analyt	ical skills, develop desigr	n thinking
skills such as the ability to desig	gn, evaluate, generalize, and analyse inf	formation rather than sim	ply recall
it.			
6 Introduce Topics in manifold rep	presentations.		
7 Show the different ways to so	olve the same problem with different	circuits/logic and enco	urage the
students to come up with their o	wn creative ways to solve them.		
8 Discuss how every concept can b	be applied to the real world - and when	that's possible, it helps im	prove the
students' understanding.			
	Module-1		
frequency Eddy Current Heating	Heating, Resistance ovens, Radiant Hong, Dielectric Heating, The Arc Fr	-	
Air – Conditioning, ElectricWeldin	g, Modern Welding Techniques. gical Process: Ionization, Faraday's L	aws of Flactrolycic Dofi	nitions
Extraction of Metals, Refining of M		aws of Electrolysis, Dell	11110115,
	Module-2		
Illumination: Introduction Red	liant Energy, Definitions, Laws o	of Illumination Polar	Curves
	Spherical Candle Power by Integrating		
Energy Radiation and luminous		Cathode Lamp, Lighting	
Illumination for Different Purposes,		Latiloue Lamp, Lighting	i ittings,
intumnation for Different 1 di poses,			
	Module-3		
Traction, Systems of electric Tract of Train Movement, Train Resistant Motors for Electric traction: Int	Curves and Mechanics of Train Mo ction, Speed - Time Curves for Train N nce, Adhesive Weight, Coefficient of A roduction, Series and Shunt Motors for vive a Motor Car, Tractive Effort and Ho	Movement, Mechanics dhesion. or Traction Services, Tw	vo Similar
Control of motors: Control of DC M	Notors, Tapped Field Control or Contro tors, Control of Three Phase Motors.	l by Field Weakening, Mu	ıltipleUnit

Module-4

Braking: Introduction, Regenerative Braking with Three Phase Induction Motors, Braking with Single Phase Series Motors, Mechanical braking, Magnetic Track Brake, Electro – Mechanical Drum Brakes.

Electric Traction Systems and Power Supply: System of Electric Traction AC Electrification, Transmission Lines to Sub - Stations, Sub – Stations, Feeding and Distribution System of AC Traction Feeding and Distribution System for DC Tramways, Electrolysis by Currents through Earth, Negative Booster, System of Current Collection, Trolley Wires.

Trams, Trolley Buses and Diesel – Electric Traction: Tramways, The Trolley – Bus, Diesel Electric Traction. Module-5

Electric Vehicles: Configurations of Electric Vehicles, Performance of Electric Vehicles, Tractive Effort in Normal Driving, Energy Consumption.

Hybrid Electric Vehicles: Concept of Hybrid Electric Drive Trains, Architectures of Hybrid Electric Drive Trains.

Course outcome (Course Skill Set)

At the end of the course the student will be able to :

- 1. Discuss different methods of electric heating & welding.
- 2. Discuss the laws of electrolysis, extraction, refining of metals and electro deposition process.
- 3. Discuss the laws of illumination, different types of lamps, lighting schemes and design of lighting systems. Analyze systems of electric traction, speed time curves and mechanics of train movement.
- 4. Explain the motors used for electric traction, their control & braking and power supply system used for electric traction.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

Textbooks

- 1. A Text Book on Power System Engineering, A. Chakrabarti et al, Dhanpat Rai and Co, 2nd Edition, 2010.
- 2. Modern Electric, Hybrid Electric, and Fuel Cell Vehicles: Fundamentals Theory, and Design, (Chapters 04and 05 for module 5), Mehrdad Ehsani et al, CRC Press, 1st Edition, 2005.

Reference Books

- 1. Utilization, Generation and Conservation of Electrical Energy, Sunil S Rao, Khanna Publishers, 1st Edition,2011.
- 2. Utilization of Electric Power and Electric Traction, G.C. Garg, Khanna Publishers, 9th Edition, 2014.

Web links and Video Lectures (e-Resources):

•

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Technologies of Re	newable Energy Sources	Semester	VI
Course Code	BEE654B	CIE Marks	50
Ceaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory	у	
 Course objectives: To discuss causes of energy scalenergy. To explain sun – earth geometri To discuss about solar energy applications. To discuss types of To explain the components characteristics and applications. To discuss benefits of hydroge disadvantages. To discuss wind turbines, wind to discuss waste recovery materiates. To discuss biomass composition benefits. To discuss tidal energy resources (10) To explain motion in the sea were devices for harnessing wave energy the searching-Learning Process (General Process). Lecturer method (L) needs not to methods could be adopted to attain the searching energy collaborative (Group Learning Course for the searching energy collaborative (Group Learning for the searching energy energy collaborative (Group Learning for the searching energy e	arcity and its solution, energy resource c relationship, Earth – Sun Angles and th y reaching the Earth's surface and so solar collectors, their configurations an of a solar cell system, equivalen en energy, production of hydrogen ene resources, site selection for wind turbin their classification and geothermal bas anagement systems, advantages and disa on, production, types of biomass gasifies, energy availability, power generation wave, power associated with sea wave ergy. ral Instructions) n teachers can use to accelerate the a co be only traditional lecture method, i in the outcomes. n functioning of various concepts.	s and availability of re- neir Relationships. olar thermal energy d their applications. t circuit of a solar ergy, storage its advanta e. ed electric power generadvantages. fiers, properties of pro n. e and energy availabilit attainment of the vario but alternative effective ich promotes critical thi ral skills, develop design	cell, its ages and ration ducer ga y and th us cours e teaching nking. n thinking.
students to come up with their ow	ve the same problem with different o	, ,	U
	Module-1		
Development, Energy Resources and Availability, Renewable Energy in Inc Energy from Sun: Sun- earth Geo Relationships, Solar Energy Reaching Folar Thermal Energy Collectors Chermal Collectors, Material Aspects Engine System, Working of Stirling Folar Water Heating Systems, Passi Systems, Active Solar Space Coolin Cookers, Solar pond.	rcity, Solution to Energy Scarcity, Fact Classification, Renewable Energy – Wor dia. ometric Relationship, Layer of the Sur <u>g the Earth's Surface, Solar Thermal Ener</u> <u>Module-2</u> : Types of Solar Collectors, Configura of Solar Collectors, Concentrating Co or Brayton Heat Engine, Solar Collector ive Solar Water Heating Systems, App ag, Solar Air Heating, Solar Dryers, Co ell System, Elements of Silicon Solar Col	rldwide Renewable Ener n, Earth – Sun Angles rgy Applications. ations of Certain Practi llectors, Parabolic Dish r Systems into Building lications of Solar Water	gy andthei cal Solar – Stirling Services r Heating

Module-3	
----------	--

Hydrogen Energy: Benefits of Hydrogen Energy, Hydrogen Production Technologies, Hydrogen Energy Storage, Use of Hydrogen Energy, Advantages and Disadvantages of Hydrogen Energy, Problems Associated with Hydrogen Energy.

Wind Energy: Windmills, Wind Turbines, Wind Resources, Wind Turbine Site Selection.

Geothermal Energy: Geothermal Systems, Classifications, Geothermal Resource Utilization, Resource Exploration, Geothermal Based Electric Power Generation, Associated Problems, environmental Effects. **Solid waste and Agricultural Refuse:** Waste is Wealth, Key Issues, Waste Recovery Management Scheme, Advantages and Disadvantages of Waste Recycling, Sources and Types of Waste, Recycling of Plastics.

Module-4

Biomass Energy: Biomass Production, Energy Plantation, Biomass Gasification, Theory of Gasification, Gasifier and Their Classifications, Chemistry of Reaction Process in Gasification, Updraft, Downdraft and Cross-draft Gasifiers, Fluidized Bed Gasification, Use of Biomass Gasifier, Gasifier Biomass Feed Characteristics, Applications of Biomass Gasifier, Cooling and Cleaning of Gasifiers. **Biogas Energy:** Introduction, Biogas and its Composition, Anaerobic Digestion, Biogas Production, Benefitsof Biogas, Factors Affecting the Selection of a Particular Model of a Biogas Plant, Biogas Plant Feeds and theirCharacteristics.

Tidal Energy: Introduction, Tidal Energy Resource, Tidal Energy Availability, Tidal Power Generation in India, Leading Country in Tidal Power Plant Installation, Energy Availability in Tides, Tidal Power Basin, Turbines for Tidal Power, Advantages and Disadvantages of Tidal Power, Problems Faced in Exploiting Tidal Energy.

Module-5

Sea Wave Energy: Introduction, Motion in the sea Waves, Power Associated with Sea Waves, Wave Energy Availability, Devices for Harnessing Wave Energy, Advantages and Disadvantages of Wave Power.

Ocean Thermal Energy: Introduction, Principles of Ocean Thermal Energy Conversion (OTEC), Ocean Thermal Energy Conversion plants, Basic Rankine Cycle and its Working, Closed Cycle, Open Cycle and Hybrid Cycle, Carnot Cycle, Application of OTEC in Addition to Produce Electricity, Advantages, Disadvantages and Benefits of OTEC.

Course outcome (Course Skill Set)

At the end of the course the student will be able to :

- 1. Discuss causes of energy scarcity and its solution, energy resources and availability of renewable energy. Outline energy from sun, energy reaching the Earth's surface and solar thermal energy applications.
- 2. Discuss types of solar collectors, their configurations, solar cell system, its characteristics and their applications.
- 3. Explain generation of energy from hydrogen, wind, geothermal system, solid waste and agriculture refuse.
- 4. Discuss production of energy from biomass, biogas.
- 5. Summarize tidal energy resources, sea wave energy and ocean thermal energy.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

Textbook

1. Nonconventional Energy Resources, Shobh Nath Singh, Pearson, 1st Edition, 2015.

Reference Books

- 1. Nonconventional Energy Resources, B.H. Khan, McGraw Hill, 3rd Edition.
- 2. Renewable Energy; Power for a sustainable Future, Godfrey Boyle, Oxford, 3rd Edition, 2012.
- 3. Renewable Energy Sources: Their Impact on global Warming and Pollution, Tasneem Abbasi S.A. Abbasi, PHI,1st Edition, 2011.

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

•

•

Industrial Sei	rvo Control Systems	Semester	VI
Course Code	BEE654C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	The	ory	
 amplifiers, feedback transduce (2) To discuss system analogs and (3) To discuss the concept of trans (4) To discuss mathematical equimotors. (5) To represent servo drive comblocks intosystem block diagra (6) To determine the frequency refeacting-Learning Process (Generation) These are sample Strategies, which butcomes. 1 Lecturer method (L) needs not free methods could be adopted to atta 2 Use of Video/Animation to explai 3 Encourage collaborative (Group I Ask at least three HOT (Higher or Adopt Problem Based Learning skills such as the ability to design it. 6 Introduce Topics in manifold repr 7 Show the different ways to sol students to come up with their ov 	esponse techniques for proper servo c ral Instructions) h teachers can use to accelerate the to be only traditional lecture method in the outcomes. n functioning of various concepts. Learning) Learning in the class. der Thinking) questions in the class, w (PBL), which fosters students' Analy n, evaluate, generalize, and analyse in resentations. ve the same problem with different wn creative ways to solve them. e applied to the real world - and when	y techniques. equations. f differential equations. oth DC and brushless D o combine the servo drive <u>ompensation.</u> e attainment of the vario d, but alternative effective which promotes critical thi rtical skills, develop design formation rather than sim	OC servo building us cours e teachin nking. n thinkir nply reca urage th
	Module-1		
Classification of Drives, Component	f Servo Systems, Types of Serv ts of Servos - Hydraulic/Electric Cin tric,Amplifiers-Hydraulic,Transducer	cuit Equations, Actuators	
	Module-2		
Machine Servo Drives: Types of Dri			
	hniques by Drive, Problems: Their Cau		
	Technology, Parameters for making A		
Application of Industrial Servo I	Drives: Introduction, Physical System	m Analogs, Quantities and	d Vector
	Systems, Electric Servo Motor Trans Hydraulic Servo Motor Characteristi		

Module-3

Generalized Control Theory: Servo Block Diagrams, Frequency-Response Characteristics and Construction of Approximate (Bode) Frequency Charts, Nichols Charts, Servo Analysis Techniques, Servo Compensation. **Indexes of Performance:** Definition of Indexes of Performance for Servo Drives, Indexes of Performance for Electric and Hydraulic Drives.

Module-4

Performance Criteria: Percent Regulation, Servo System Responses.

Servo Plant Compensation Techniques: Dead-Zone Nonlinearity, Change-in-Gain Nonlinearity, Structural Resonances, Frequency Selective Feedback, Feed forward Control. Machine Considerations: Machine feed drive Considerations, Ball Screw Mechanical Resonances and Reflected Inertias for Machine Drives.

Module-5

Machine Considerations: Drive Stiffness, Drive Resolution, Drive Acceleration, Drive Speed Considerations, Drive Ratio Considerations, Drive Thrust/Torque And Friction Considerations, Drive Duty Cycles.

Course outcome (Course Skill Set)

- 1. Explain the evolution and classification of servos, with descriptions of servo drive actuators, amplifiers, feedback transducers, performance, and troubleshooting techniques.
- 2. Discuss system analogs, vectors and transfer functions of differential equations.
- 3. Discuss mathematical equations for electric servo motors, both DC and brushless DC servo motors.
- 4. Represent servo drive components by their transfer function, to combine the servo drive building blocksinto system block diagrams.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources: Books

Textbook

• .

.

1. Industrial Servo Control Systems Fundamentals and Applications, George W. Younkin, Marcel Dekker, 1stEdition, 2003.

Reference Books

- 1. Servo Motors and Industrial Control Theory, Riazollah Firoozian, Springer, 2nd Edition, 2014.
- 2. DC SERVOS Application and Design with MATLAB, Stephen M. Tobin, CRC, 1st Edition, 2011.

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

SEMICONDUCTOR DEVICES Semester		VI	
Course Code	BEE654D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	The	eory	

Course objectives:

Courseobjectives:

1)To learn basics of various types of power electronic devices

2)To study Snubber circuits for the protection of power semiconductor devices.

3)To learn gate and base drive circuits for power semiconductor devices

4) To develop a heat sink to control the temperature rise of semiconductor devices

5)Learn to design magnetic components inductors and transformers used in the power electronic circuits

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

. These are sample Strategies, which teacher can use to accelerate the attainment of the various course

outcomes and make Teaching –Learning more effective

1. Lecturer method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.

2. Show Video/animation films to explain the functioning of various analog and digital circuits.

3. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it.

4. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.

5. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding

Module-1

Power Electronics: Introduction, Converter Classification, Power Electronics Concepts, Electronic Switches, Switch Selection, Spice, PSpice and Capture, Representation of switches in Pspice -The Voltage-Controlled Switch, Transistors, Diodes and Thyristors (SCRs).

Power Computations: Introduction, Power and Energy, Inductors and Capacitors, Energy Recovery, Effective Values, Apparent Power and Power Factor, Power Computations for Sinusoidal AC Circuits, Power Computations for Nonsinusoidal Periodic Waveforms, Power Computations Using Pspice.

Basic Semiconductor Physics: Introduction, Conduction Processes in Semiconductors pn Junctions, Charge Control Description of pn-Junction Operation, Avalanche Breakdown

Module-2

Power Diodes: Introduction, Basic Structure and I - V characteristics, Breakdown Voltage Considerations, On –State Losses, Switching Characteristics, Schottky Diodes.

Bipolar Junction Transistors: Introduction, Vertical Power Transistor Structures, Z-V Characteristics, Physics of BJT Operation, Switching Characteristics, Breakdown Voltages, Second Breakdown, On-State Losses, Safe Operating areas.

Power MOSFETs : Introduction, Basic Structure, I-V Characteristics, Physics of Device Operation, Switching Characteristics, Operating Limitations and Safe Operating Areas

Module-3

Thyristors: Introduction, Basic Structure, I-V Characteristics, Physics of Device Operation, Switching Characteristics, Methods of Improving di/dt and dv/dt Ratings.

Gate Turn-Off Thyristors: Introduction, Basic Structure and Z-V Characteristics,

Physics of Turn-Off Operation, GTO Switching Characteristics, Overcurrent Protection of GTOs. Insulated Gate Bipolar Transistors: Introduction, Basic Structure, I-V Characteristics, Physics of Device Operation, Latchup in IGBTs, Switching Characteristics, Device Limits and SOAs. Emerging Devices and Circuits: Introduction, Power Junction Field Effect Transistors, Field-Controlled Thyristor, JFET-Based Devices versus Other Power Devices, MOS-Controlled Thyristors, Power Integrated Circuits, New Semiconductor Materials for Power Devices

Module-4

Snubber Circuits: Function and Types of Snubber Circuits, Diode Snubbers, Snubber Circuits for Thyristors, Need for Snubbers with Transistors, Turn-Off Snubber, Overvoltage Snubber, Turn-On Snubber, Snubbers for Bridge Circuit Configurations, GTO Snubber Considerations. **Gate and Base Drive Circuits:** Preliminary Design Considerations, dc-Coupled Drive Circuits, Electrically Isolated Drive Circuits, Cascode-Connected Drive Circuits, Thyristor Drive Circuits, Power Device Protection in Drive Circuits, Circuit Layout Considerations

Module-5

Component Temperature Control and Heat Sinks: Control of Semiconductor Device Temperatures, Heat Transfer by Conduction, Heat sinks, Heat Transfer by Radiation and Convection.

Design of Magnetic Components: Magnetic Materials and Cores, Copper Windings, Thermal Considerations, Analysis of a Specific Inductor Design, Inductor Design Procedures, Analysis of a Specific Transformer Design, Eddy Currents, Transformer Leakage Inductance, Transformer Design Procedure, Comparison of Transformer and Inductor Sizes

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

1) Discuss power electronic concepts, electronic switches and semiconductor physics.

2) Explain representation of switches in P-spice and power computations.

3) Explain the internal structure, the principle of operation, characteristics and base drive circuits

of power semiconductor devices; power diodes, power BJT, power MOSFET.

4) Explain the internal structure, the principle of operation, characteristics and base drive circuits of power semiconductor devices; thyristors, power IGBT, power FET

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Power Electronics, Daniel W Hart, McGraw Hill.
- 2. Power Electronics Converters, Applications, and Design, Ned Mohan et al, Wiley, 3rd Edition, 2014.
- 3. Semiconductor Device Modeling with Spice, G. Massobrio, P. Antognetti, McGraw-Hill, 2nd Edition, 2010.
- 4. Power Semiconductor Devices, B. JayantBaliga, Springer, 2008.
- 5. Power Electronics Principles and Applications, Joseph Vithayathil, McGraw-Hill, 2011.

Web links and Video Lectures (e-Resources):

Youtube videos NPTEL lecturers

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning Seminars

Quiz

Assignments

B. E. ELECTRICAL AND ELECTRONICS ENGINEERING Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VI

		SEMESTER – VI		
	CONTRO	L SYSTEM LABORATORY		
	se Code	BEEL606	CIE Marks	50
Numbe	er of Practical Hours/Week(L:T:P)	0:2:2	SEE Marks	50
Cred	lits	01	Exam Hours 03	
Cour	se Learning Objectives:			
•	To draw the speed torque character	istics of AC and DC servo moto	r.	
•	To determine the time and frequend discrete components.	cy reposes of a given second c	order system using	
•	To design and analyze Lead, Lag and	nd Lag – Lead compensators for	given specifications	
•	To study the feedback control syste			
-	and Lead compensator on the step r	-		oner
	· ·	· ·	1 1 .1	. 1 . 1
•	To simulate and write a script the system	files to plot root locus, bode	plot, to study the s	tability of
SI. NO		Experiments		
1	Experiment to draw the speed torque		motor (ii) DC servo	motor
2	Experiment to draw synchro pair cha			
3	Experiment to determine frequency	· ·		
4	(a) To design a passive RC lead con	pensating network for the given	n specifications, viz,	the
	maximum phase lead and the frequency at which	b it occurs and to obtain the free	auanay rasponsa	
5	(a) To design a passive RC lag com			the
5	maximum phase lag and the frequen	cv at which it occurs and to obta	in the frequency rest	onse.
	(b) To determine experimentally the			
6	Experiment to draw the frequency	response characteristics of th	e lag – lead compe	ensator
	network and determination of its tra		(a) DD $a=4$ (4) DID	
7	To study a second order system and the step response.	•		
8	(a) To simulate a typical second orde	er system and determine step res	ponse and evaluate t	ime
	response specifications.	1 1 2	C 1 1	
	(b) To evaluate the effect of adding p(c) To evaluate the effect of pole location	oles and zeros on time response	of second order syst	em.
9	(a) To simulate a D.C. Position contr		nonse	
9	(b) To verify the effect of input wave			s.
	(c) To perform trade-off study for lea			
	(d) To design PI controller and study			
10	(a) To examine the relationship betw	een open-loop frequency response	se and stability, open	-loop
	frequency and closed loop transie			_
	(b) To study the effect of open loop g	ain on transient response of close	ed loop system using	
	root locus.			
11	(a) To study the effect of open loop p			
Note:	(b) Comparative study of Bode, Nyqu	list and root locus with respect to	o stability.	
Sl.		iption	Experiment n	umbers
1	Perform experiments using suitable c	*	1 & 2	
2	Perform experiments using suitable c		3,4,5,6 an	d 7
-	verify the results using standard simu			
3	Perform simulation only using standa		8,9,10 and	111
				I

Course Outcomes: At the end of the course the student will be able to:

- Utilize software package and discrete components in assessing the time and frequency domain response of a given second order system.
- Design, analyze and simulate Lead, Lag and Lag Lead compensators for given specifications.
- Determine the performance characteristics of ac and DC servomotors and synchro-transmitter receiver pair used in control systems.
- Simulate the DC position and feedback control system to study the effect of P, PI, PD and PID controller and Lead compensator on the step response of the system.
- Develop a script files to plot Root locus, Bode plot and Nyquist plot to study the stability of

Conduct of Practical Examination:

- 1. All laboratory experiments are to be included for practical examination.
- 2. Breakup of marks and the instructions printed on the cover page of answer script to be strictly adhered by the examiners.
- 3. Students can pick one experiment from the questions lot prepared by the examiners.
- 4. Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. ■

TEMPLATE for AEC (if the course is atheory) Annexure-IV

Energy Manageme	nt in Electric Vehicles	Semester	VI
Course Code	BEE657A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	1:0:0:0	SEE Marks	50
Total Hours of Pedagogy	15	Total Marks	100
Credits	01	Exam Hours	01
Examination type (SEE)	MCQ		

Course objectives:

- To provide a comprehensive understanding of energy management principles and strategies specific to electric vehicles.
- To familiarize students with the various components and systems involved in energy management in electric vehicles.
- To equip students with the knowledge and skills to apply optimization techniques for efficient energy management in electric vehicles.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

- **1.** Interactive Lectures: Conduct interactive lectures where the instructor presents the theoretical concepts, principles, and case studies related to energy management in electric vehicles.
- **2.** Case Studies and Projects: Assign case studies and projects that require students to apply the concepts and strategies learned in class to real-world scenarios.
- **3.** Guest Lectures and Industry Visits: Invite guest speakers from the industry or research organizations who are experts in the field of energy management in electric vehicles.

Module-1

Introduction to Electric Vehicles and Energy Management Overview of electric vehicles (EVs) - Types of EVs (Battery Electric Vehicles, Plug-in Hybrid Electric Vehicles); Advantages and challenges of EVs. Introduction to energy management in EVs - Importance of energy management; Key objectives of energy management in EVs. Electric vehicle components and systems- Battery systems; Power electronics and motor drive systems; Regenerative braking systems; Energy storage and management systems

Module-2

Fundamentals of Energy Management Energy storage technologies for EVs - Lithium-ion batteries; Solid-state batteries; Supercapacitors; Fuel cells. Battery charging and discharging techniques - Charging infrastructure for EVs; Charging modes (AC and DC charging); Fast charging vs. slow charging; Battery management systems (BMS). Energy efficiency and energy loss analysis - Losses in power electronics and motor drive systems; Losses in battery systems; Factors affecting energy efficiency in EVs.

Module-3

Advanced Energy Management Strategies State-of-charge (SoC) estimation and management - SoC estimation techniques (Coulomb counting, Kalman filtering, etc.); SoC balancing techniques; Impact of SoC on battery life and performance. Power management strategies - Optimal power allocation between different vehicle systems; Dynamic power allocation based on driving conditions; Power flow control in EVs. Regenerative braking and energy recovery - Principles of regenerative braking; Control strategies for regenerative braking; Energy recovery and utilization.

Module-4

Optimization Techniques for Energy Management Optimization models for energy management - Linear programming and nonlinear optimization; Model predictive control (MPC) for energy management; Genetic algorithms and other heuristic optimization techniques. Intelligent energy management systems - Artificial intelligence (AI) and machine learning techniques for energy management; Reinforcement learning-based energy management; Datadriven approaches for energy optimization. Realtime energy management algorithms - Real-time optimization algorithms for energy allocation; Adaptive control strategies for energy management; Integration of energy management with navigation systems.

Module-5

Case Studies and Applications Energy management in electric buses and fleet management - Challenges and strategies for energy management in public transportation; Fleet management and scheduling optimization. Energy management in electric vehicles charging infrastructure - Smart charging stations and grid integration; Demand-side management and load balancing. Emerging trends and future directions in energy management - Wireless charging technologies; Vehicle-to-vehicle (V2V) communication for energy optimization; Advanced energy storage and conversion technologies.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

- 1. Understand and analyse the energy storage technologies used in electric vehicles.
- 2. Understand the design and implementation of energy management strategies for electric vehicles, considering factors such as battery charging, power allocation and regenerative braking.
- 3. Understand optimization techniques and intelligent algorithms to optimize energy management in electric vehicles, considering real-time constraints and factors such as driving conditions and energy efficiency goals.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

Continuous internal Examination (CIE)

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examinations (SEE)

SEE paper shall be set for 50 questions, each of the 01 marks. The pattern of the question paper is MCQ (multiple choice questions). The time allotted for SEE is **01 hour.** The student has to secure a minimum of 35% of the maximum marks meant for SEE.

Suggested Learning Resources:

Books

- 1. "Electric Vehicle Technology" by H. C. Rai
- 2. "Electric Vehicle Energy Management System for Efficiency Optimization" by Jingang Han, Linlin Tan, and Xinbo Ruan
- 3. "Advanced Electric Drive Vehicles" edited by Ali Emadi
- 4. "Electric Vehicle Technology Explained" by James Larminie and John Lowry

Web links and Video Lectures (e-Resources):

• makes.mindmatrix.io

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Templatefor Practical Course and if AEC is a practical Course Annexure-V

		of Power Electronics Circuits	Semester		
Course Code		BEEL657B	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)		0-0-1	SEE Marks	50	
Credits		01	Exam Hours	100	
Examin	ation type (SEE)	practical/V	viva-Voce		
Course	objectives:				
• To	b be able to simulate any DC-DC co	onverter and observe the performance	under various test conditi	ons	
• To	b be able to simulate single phase	and three phase DC –AC converters and	l observe the performance	e under	
va	arious test conditions				
• To	o be able to simulate uncontrolled	, half controlled and fully controlled AC	-DC converters and obser	ve the	
pe	erformance under various test cor	nditions			
SI.NO		Experiments			
1	(a)Simulate a single phase half	wave diode bridge rectifier. Input 100V	, 50 Hz. AC supply. At the	out put,	
	resistance of 50 ohms.				
	(b)Simulate a single phase full w	vave diode bridge rectifier. Input 100V,	50 Hz. AC supply. At the o	out put,	
	resistance of 50 ohms.	-	-		
2	(a) Simulate a single phase half	controlled full wave rectifier. Input 10	00V, 50 Hz. AC supply. At t	the out	
	put, resistance of 50 ohms.				
	(b) Simulate a single phase fully	controlled full wave rectifier. Input 10	00V, 50 Hz. AC supply. At	the out	
	put, resistance of 50 ohms.				
3	Simulate a buck converter with	20 V DC input, and regulate the output a	at 10 V by implementing a	I PI	
	controller for closed loop operat	tion. The out put power to vary from 10	W to 20 W. Ensure that v	oltage	
	ripple is limited to 1%.				
4	Simulate a boost converter with	20 V DC input, and regulate the output	at 35 V by implementing	a PI	
	controller for closed loop operat	tion. The out put power to vary from 30	W to 60 W. Ensure that ve	oltage	
	ripple is limited to 1%				
5		age controller using a triac with 100V ,5	60 Hz. AC supply for an RL	load of	
	10 oms and 2 mH.				
6	-	with 180 degree conduction mode with	DC input of 100V and a s	tar	
	connected balanced resistive of	40 ohms each. Use IGBT for inverter.			
7		nverter with 50V DC input with modula		d 0.8.	
	connect a resistance of 25 ohms	at the output of inverter. Use power Mo	osfets for inverter.		
0			alas innust DC hu CAA		
8	_	with 120 degree mode of conduction. T	аке input DC voltage of 10	JUV and	
	three phase star connected bala	nced resistive load of 50 ohms each.			
		Demonstration Experiments (For CIE			
9	In expt. 8. connect suitable LC				

10	Simulate a three phase SPWM inverter with 50V DC input with modulation indices of 0.5, 0.6 and 0.8. connect a star connected resistances of 25 ohms each at the output of the inverter. Use power Mosfets for inverter.
11	Simulate a three phase, 5 level, neutral point clamped (NPC) inverter. Input DC voltage is 100V. The inverter output is connected to a balanced 3 phase resistive load of 40 Ohms each.
12	Simulate a forward converter with input DC voltage of 30 V. Take transformer ratio of 1.5:1. Observe the output voltages for duty cycles of 0.4, 0.6 and 0.8. Ensure that the output voltage ripple is less than 0.5 V. The load resistance is 10 Ohms.
Course	e outcomes (Course Skill Set):

At the end of the course the student will be able to:

• Simulate any given power electronic circuit and evaluate its performance under different test conditions and also observe the performance for different values of passive filtering elements used in the converter.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the

Templatefor Practical Course and if AEC is a practical Course Annexure-V

academic calendar of the University.

- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.

• Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

https://in.mathworks.com/solutions/electrification/power-electronics-simulation.html

• - This provides design examples for power electronics simulation using MATLAB

Energy Audit Project Sem		Semester	
Course Code	BxxLxxx	CIE Marks	50
Teaching Hours/Week (L:T:P: S)		SEE Marks	50
Credits	01	Exam Hours	03
Examination type (SEE)	Practical		

Course objectives:

- Along with prescribed hours of teaching –learning process, provide opportunity to perform the experiments/programmes at their own time, at their own pace, at any place as per their convenience and repeat any number of times to understand the concept.
- Provide unhindered access to perform whenever the students wish.
- Vary different parameters to study the behaviour of the circuit without the risk of damaging equipment / device or injuring themselves.
- To carryout Energy Audit for an industry, business establishment, organization and its computation using
- Scilab Software and proposing possible remedial measures to reduce the energy consumption.

Students shall select real time project/audit with the approval of the guide. The following shall be considered by the students and guide while auditing.

(1) **Building and Utility Data Analysis**: The main purpose of this step is to evaluate the characteristics of the energy systems and the patterns of energy use for the premises considered. The premises characteristics can be collected from the architectural/ mechanical/electrical drawings and/or from consultation/discussions with premises operators. The energy use patterns can be obtained from a compilation of utility bills over a period.

(2) Walk-Through Survey: This step should identify potential energy savings measures. The results of this stepare important since they determine if the building warrants any further energy auditing work. Some of the tasks involved in this step are • Identify the customer's concerns and needs • Check the current operating and maintenance procedures • Determine the existing operating conditions of major energy use equipment (lighting,HVAC systems, motors, etc.) • Estimate the occupancy, equipment, and lighting (energy use density and hours of operation).

(3)Baseline for Building Energy Use: The main purpose of this step is to develop a base-case model that represents the existing energy use and operating conditions for the building. This model will be used as a reference to estimate the energy savings due to appropriately selected energy conservation measures.

Evaluation of Energy-Saving Measures: In this step, a list of cost-effective energy conservation measures is determined using both energy savings and economic analysis.

Based on the ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary project under ability enhancement can be assigned to an individual student or to a group havingnot more than 4 students.

Assessment Details (both CIE and SEE)

CIE procedure for project ability enhancement course:

(i) **Single discipline:** The CIE marks shall be awarded by a committee consisting of the Head of the concernedDepartment and two senior faculty members of the Department, one of whom shall be the Guide. The CIE marks awarded for the project work, shall be based on the evaluation of project report, project presentation skill and question and answer session in the ratio 50:25:25.The marks awarded for the project reportshall be the same for all the batch mates.

Interdisciplinary: Continuous Internal Evaluation shall be group wise at the college level with the participation of all the guides of the college.

The CIE marks awarded for the project, shall be based on the evaluation of project report, project presentation skill and question and answer session in the ratio 50:25:25.The marks awarded for the project report shall be thesame for all the batch mates.

SEE for project:

(i) **Single discipline:** Contribution to the Mini-project and the performance of each group member shall be assessed individually in the semester end examination (SEE) conducted at the department.

(ii) Interdisciplinary: Contribution to the Mini-project and the performance of each group member shall be assessed individually in semester end examination (SEE) conducted separately at the departments to which the student/s belong to.

The SEE marks awarded for the project, shall be based on the evaluation of project report, project presentation skill and question and answer session in the ratio 50:25:25.The marks awarded for the project report shall be thesame for all the batch mates.

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- Analyze the data collected for energy audit of a building or industry or organization.
- Perform comparative analysis with and without energy audit.
- Analyze the energy saving measures to be considered with economy considerations.
- Analyse in a systematic way, think better, and perform better

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be

decided jointly by examiners.

• Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.

• Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

Project on Renew	wable Energy Sources	Semester	VI
Course Code	BEEL657D	CIE Marks	50
Feaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	01	Exam Hours	03
Examination type (SEE)	Practic	cal	•
Course objectives:			
 experiments/programmes at t and repeat any number of time Provide unhindered access to p Vary different parameters to st equipment/ deviceor injuring 	perform whenever the students wish. udy the behavior of the circuit without chemselves. rojects with the approval of the g isidering any of the following or any m.	y place as per their con the risk of damaging uide. The projects be	venienc
multidisciplinary project under ability e not more than 4 students. Assessment Details (both CIE and SEI CIE procedure for project ability enh (i) Single discipline: The CIE marks s Department and two senior faculty mer The CIE marks awarded for the proj presentation skill and question and ansy shall be the same for all the batch mates (ii) Interdisciplinary: Continuous Ir participation of all the guides of the coll The CIE marks awarded for the project skill and question and answer session i same for all the batch mates. SEE for project:	ancement course: hall be awarded by a committee consist nbers of the Department, one of whom sl ect work, shall be based on the evalu wer session in the ratio 50:25:25.The man s. ternal Evaluation shall be group wise	idual student or to a grou ing of the Head of the c nall be the Guide. nation of project repor- rks awarded for the project e at the college level oject report, project pre for the project report sh of each group member	up having oncerned t, projec ect repor with the sentation all be the
		ebartinent.	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

•